summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorEric Christopher <echristo@apple.com>2011-04-18 19:26:25 +0000
committerEric Christopher <echristo@apple.com>2011-04-18 19:26:25 +0000
commitd574bb5a6ee6cbe4d2387e4fa7f7f5ab099ea05f (patch)
treeed12398b9e95fd41961d5bb689e409b398ff7603
parent3b55a372d4c457d65dadd9a04c2b2d310f1bab83 (diff)
downloadllvm-d574bb5a6ee6cbe4d2387e4fa7f7f5ab099ea05f.tar.gz
llvm-d574bb5a6ee6cbe4d2387e4fa7f7f5ab099ea05f.tar.bz2
llvm-d574bb5a6ee6cbe4d2387e4fa7f7f5ab099ea05f.tar.xz
Fix a bug where we were counting the alias sets as completely used
registers for fast allocation a different way. This has us updating used registers only when we're using that exact register. Fixes rdar://9207598 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@129711 91177308-0d34-0410-b5e6-96231b3b80d8
-rw-r--r--lib/CodeGen/RegAllocFast.cpp5
-rw-r--r--test/CodeGen/ARM/2011-04-12-FastRegAlloc.ll15
2 files changed, 15 insertions, 5 deletions
diff --git a/lib/CodeGen/RegAllocFast.cpp b/lib/CodeGen/RegAllocFast.cpp
index 7bb849ef54..93e3adc3c7 100644
--- a/lib/CodeGen/RegAllocFast.cpp
+++ b/lib/CodeGen/RegAllocFast.cpp
@@ -396,7 +396,6 @@ void RAFast::definePhysReg(MachineInstr *MI, unsigned PhysReg,
PhysRegState[PhysReg] = NewState;
for (const unsigned *AS = TRI->getAliasSet(PhysReg);
unsigned Alias = *AS; ++AS) {
- UsedInInstr.set(Alias);
switch (unsigned VirtReg = PhysRegState[Alias]) {
case regDisabled:
break;
@@ -734,10 +733,6 @@ void RAFast::handleThroughOperands(MachineInstr *MI,
if (!Reg || !TargetRegisterInfo::isPhysicalRegister(Reg)) continue;
DEBUG(dbgs() << "\tSetting reg " << Reg << " as used in instr\n");
UsedInInstr.set(Reg);
- for (const unsigned *AS = TRI->getAliasSet(Reg); *AS; ++AS) {
- DEBUG(dbgs() << "\tSetting alias reg " << *AS << " as used in instr\n");
- UsedInInstr.set(*AS);
- }
}
// Also mark PartialDefs as used to avoid reallocation.
diff --git a/test/CodeGen/ARM/2011-04-12-FastRegAlloc.ll b/test/CodeGen/ARM/2011-04-12-FastRegAlloc.ll
new file mode 100644
index 0000000000..eb23de0b97
--- /dev/null
+++ b/test/CodeGen/ARM/2011-04-12-FastRegAlloc.ll
@@ -0,0 +1,15 @@
+; RUN: llc < %s -O0 -verify-machineinstrs -regalloc=fast
+; Previously we'd crash as out of registers on this input by clobbering all of
+; the aliases.
+target datalayout = "e-p:32:32:32-i1:8:32-i8:8:32-i16:16:32-i32:32:32-i64:32:32-f32:32:32-f64:32:32-v64:32:64-v128:32:128-a0:0:32-n32"
+target triple = "thumbv7-apple-darwin10.0.0"
+
+define void @_Z8TestCasev() nounwind ssp {
+entry:
+ %a = alloca float, align 4
+ %tmp = load float* %a, align 4
+ call void asm sideeffect "", "w,~{s0},~{s16}"(float %tmp) nounwind, !srcloc !0
+ ret void
+}
+
+!0 = metadata !{i32 109}