summaryrefslogtreecommitdiff
path: root/include
diff options
context:
space:
mode:
authorAndrew Trick <atrick@apple.com>2012-09-18 04:18:39 +0000
committerAndrew Trick <atrick@apple.com>2012-09-18 04:18:39 +0000
commit39adb180bc2822146618b5bf9059eb7f134914b2 (patch)
treecb58649ecd8ecd46c3d20993ae2f3334f45e82e6 /include
parent34301ceca8913f3126339f332d3dc6f2d7ac0d78 (diff)
downloadllvm-39adb180bc2822146618b5bf9059eb7f134914b2.tar.gz
llvm-39adb180bc2822146618b5bf9059eb7f134914b2.tar.bz2
llvm-39adb180bc2822146618b5bf9059eb7f134914b2.tar.xz
Let NULL slip through again.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@164099 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'include')
-rw-r--r--include/llvm/MC/MCSchedule.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/include/llvm/MC/MCSchedule.h b/include/llvm/MC/MCSchedule.h
index 62fb22fb2a..41bdb02f61 100644
--- a/include/llvm/MC/MCSchedule.h
+++ b/include/llvm/MC/MCSchedule.h
@@ -208,7 +208,7 @@ public:
unsigned getProcessorID() const { return ProcID; }
/// Does this machine model include instruction-level scheduling.
- bool hasInstrSchedModel() const { return SchedClassTable != NULL; }
+ bool hasInstrSchedModel() const { return SchedClassTable; }
const MCProcResourceDesc *getProcResource(unsigned ProcResourceIdx) const {
assert(hasInstrSchedModel() && "No scheduling machine model");