summaryrefslogtreecommitdiff
path: root/include
diff options
context:
space:
mode:
authorMatheus Almeida <matheus.almeida@imgtec.com>2014-02-10 12:05:17 +0000
committerMatheus Almeida <matheus.almeida@imgtec.com>2014-02-10 12:05:17 +0000
commit3f14ca5e3027bae10203ea02e716a1a4c6fddf80 (patch)
tree8204d1d596830ae72feff848c04457955a25cb27 /include
parent5f09dd31f0220d54c32464ce7ca19b1af17ec984 (diff)
downloadllvm-3f14ca5e3027bae10203ea02e716a1a4c6fddf80.tar.gz
llvm-3f14ca5e3027bae10203ea02e716a1a4c6fddf80.tar.bz2
llvm-3f14ca5e3027bae10203ea02e716a1a4c6fddf80.tar.xz
[mips][msa] Add DLSA instruction.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@201081 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'include')
-rw-r--r--include/llvm/IR/IntrinsicsMips.td6
1 files changed, 6 insertions, 0 deletions
diff --git a/include/llvm/IR/IntrinsicsMips.td b/include/llvm/IR/IntrinsicsMips.td
index 50c0c278f4..34557612cb 100644
--- a/include/llvm/IR/IntrinsicsMips.td
+++ b/include/llvm/IR/IntrinsicsMips.td
@@ -837,6 +837,12 @@ def int_mips_div_u_w : GCCBuiltin<"__builtin_msa_div_u_w">,
def int_mips_div_u_d : GCCBuiltin<"__builtin_msa_div_u_d">,
Intrinsic<[llvm_v2i64_ty], [llvm_v2i64_ty, llvm_v2i64_ty], [IntrNoMem]>;
+// This instruction is part of the MSA spec but it does not share the
+// __builtin_msa prefix because it operates on GP registers.
+def int_mips_dlsa : GCCBuiltin<"__builtin_mips_dlsa">,
+ Intrinsic<[llvm_i64_ty], [llvm_i64_ty, llvm_i64_ty, llvm_i32_ty],
+ [IntrNoMem]>;
+
def int_mips_dotp_s_h : GCCBuiltin<"__builtin_msa_dotp_s_h">,
Intrinsic<[llvm_v8i16_ty], [llvm_v16i8_ty, llvm_v16i8_ty], [IntrNoMem]>;
def int_mips_dotp_s_w : GCCBuiltin<"__builtin_msa_dotp_s_w">,