summaryrefslogtreecommitdiff
path: root/lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp
diff options
context:
space:
mode:
authorTom Stellard <thomas.stellard@amd.com>2014-04-09 15:40:10 +0000
committerTom Stellard <thomas.stellard@amd.com>2014-04-09 15:40:10 +0000
commit06ae1d2c00a9af483c4e3fcf8117dfb7c290f175 (patch)
tree9b085b365f5d803e2aef82728243f05e44c91c83 /lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp
parent0b71dafd66dba5eb9d438d6620f229d7aece0650 (diff)
downloadllvm-06ae1d2c00a9af483c4e3fcf8117dfb7c290f175.tar.gz
llvm-06ae1d2c00a9af483c4e3fcf8117dfb7c290f175.tar.bz2
llvm-06ae1d2c00a9af483c4e3fcf8117dfb7c290f175.tar.xz
Merging r205630:
------------------------------------------------------------------------ r205630 | hfinkel | 2014-04-04 11:15:57 -0400 (Fri, 04 Apr 2014) | 6 lines [PowerPC] Add a full condition code register to make the "cc" clobber work gcc inline asm supports specifying "cc" as a clobber of all condition registers. Add just enough modeling of the full register to make this work. Fixed PR19326. ------------------------------------------------------------------------ git-svn-id: https://llvm.org/svn/llvm-project/llvm/branches/release_34@205908 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp')
0 files changed, 0 insertions, 0 deletions