summaryrefslogtreecommitdiff
path: root/lib/Target/ARM/ARMInstrVFP.td
diff options
context:
space:
mode:
authorRichard Barton <richard.barton@arm.com>2012-07-09 16:41:33 +0000
committerRichard Barton <richard.barton@arm.com>2012-07-09 16:41:33 +0000
commit2e7e34ba5485320a84ca69c83d242e24433f7acd (patch)
tree49ab245e98e3ce2e4775ee3a8b0b7e739f41d213 /lib/Target/ARM/ARMInstrVFP.td
parent8ed97ef5f6980c689a5770ec30488601201e17c3 (diff)
downloadllvm-2e7e34ba5485320a84ca69c83d242e24433f7acd.tar.gz
llvm-2e7e34ba5485320a84ca69c83d242e24433f7acd.tar.bz2
llvm-2e7e34ba5485320a84ca69c83d242e24433f7acd.tar.xz
Fix instruction description of VMOV (between two ARM core registers and two single-precision resiters)
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@159938 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/ARM/ARMInstrVFP.td')
-rw-r--r--lib/Target/ARM/ARMInstrVFP.td8
1 files changed, 4 insertions, 4 deletions
diff --git a/lib/Target/ARM/ARMInstrVFP.td b/lib/Target/ARM/ARMInstrVFP.td
index 4e2cda433b..23c132e4f6 100644
--- a/lib/Target/ARM/ARMInstrVFP.td
+++ b/lib/Target/ARM/ARMInstrVFP.td
@@ -567,8 +567,8 @@ def VMOVRRS : AVConv3I<0b11000101, 0b1010,
bits<4> Rt2;
// Encode instruction operands.
- let Inst{3-0} = src1{3-0};
- let Inst{5} = src1{4};
+ let Inst{3-0} = src1{4-1};
+ let Inst{5} = src1{0};
let Inst{15-12} = Rt;
let Inst{19-16} = Rt2;
@@ -617,8 +617,8 @@ def VMOVSRR : AVConv5I<0b11000100, 0b1010,
bits<4> src2;
// Encode instruction operands.
- let Inst{3-0} = dst1{3-0};
- let Inst{5} = dst1{4};
+ let Inst{3-0} = dst1{4-1};
+ let Inst{5} = dst1{0};
let Inst{15-12} = src1;
let Inst{19-16} = src2;