summaryrefslogtreecommitdiff
path: root/lib/Target/ARM/Disassembler/ARMDisassembler.cpp
diff options
context:
space:
mode:
authorNAKAMURA Takumi <geek4civic@gmail.com>2012-05-22 21:47:02 +0000
committerNAKAMURA Takumi <geek4civic@gmail.com>2012-05-22 21:47:02 +0000
commitdd051a0414d0c807388bdc9584b71729b3158571 (patch)
tree75430003b8a148d40b3af2b53c723fe390bb9826 /lib/Target/ARM/Disassembler/ARMDisassembler.cpp
parent4d069bf8ec726570d668e59fda993a33dfb7cb0b (diff)
downloadllvm-dd051a0414d0c807388bdc9584b71729b3158571.tar.gz
llvm-dd051a0414d0c807388bdc9584b71729b3158571.tar.bz2
llvm-dd051a0414d0c807388bdc9584b71729b3158571.tar.xz
ARMDisassembler.cpp: Fix utf8 char in comments.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@157292 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/ARM/Disassembler/ARMDisassembler.cpp')
-rw-r--r--lib/Target/ARM/Disassembler/ARMDisassembler.cpp6
1 files changed, 3 insertions, 3 deletions
diff --git a/lib/Target/ARM/Disassembler/ARMDisassembler.cpp b/lib/Target/ARM/Disassembler/ARMDisassembler.cpp
index a2512735c2..fd602aa739 100644
--- a/lib/Target/ARM/Disassembler/ARMDisassembler.cpp
+++ b/lib/Target/ARM/Disassembler/ARMDisassembler.cpp
@@ -3339,13 +3339,13 @@ static DecodeStatus DecodePostIdxReg(MCInst &Inst, unsigned Insn,
static DecodeStatus DecodeThumbBLXOffset(MCInst &Inst, unsigned Val,
uint64_t Address, const void *Decoder) {
- // Val is passed in as S:J1:J2:imm10H:imm10L:’0’
+ // Val is passed in as S:J1:J2:imm10H:imm10L:'0'
// Note only one trailing zero not two. Also the J1 and J2 values are from
// the encoded instruction. So here change to I1 and I2 values via:
// I1 = NOT(J1 EOR S);
// I2 = NOT(J2 EOR S);
// and build the imm32 with two trailing zeros as documented:
- // imm32 = SignExtend(S:I1:I2:imm10H:imm10L:’00’, 32);
+ // imm32 = SignExtend(S:I1:I2:imm10H:imm10L:'00', 32);
unsigned S = (Val >> 23) & 1;
unsigned J1 = (Val >> 22) & 1;
unsigned J2 = (Val >> 21) & 1;
@@ -3477,7 +3477,7 @@ static DecodeStatus DecodeThumbBLTargetOperand(MCInst &Inst, unsigned Val,
// I1 = NOT(J1 EOR S);
// I2 = NOT(J2 EOR S);
// and build the imm32 with one trailing zero as documented:
- // imm32 = SignExtend(S:I1:I2:imm10:imm11:’0’, 32);
+ // imm32 = SignExtend(S:I1:I2:imm10:imm11:'0', 32);
unsigned S = (Val >> 23) & 1;
unsigned J1 = (Val >> 22) & 1;
unsigned J2 = (Val >> 21) & 1;