diff options
| author | Evan Cheng <evan.cheng@apple.com> | 2011-02-22 19:53:14 +0000 |
|---|---|---|
| committer | Evan Cheng <evan.cheng@apple.com> | 2011-02-22 19:53:14 +0000 |
| commit | 6557bce3ec8d5a82b2ea299a18cb51677b299633 (patch) | |
| tree | 8cb296c4fb21b11e13d819b58b36f2c4cd7cd655 /lib/Target/ARM/MLxExpansionPass.cpp | |
| parent | 50d280c14ee1c25fc8e6cb6f59af44f754edce42 (diff) | |
| download | llvm-6557bce3ec8d5a82b2ea299a18cb51677b299633.tar.gz llvm-6557bce3ec8d5a82b2ea299a18cb51677b299633.tar.bz2 llvm-6557bce3ec8d5a82b2ea299a18cb51677b299633.tar.xz | |
VFP single precision arith instructions can go down to NEON pipeline, but on Cortex-A8 only.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@126238 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/ARM/MLxExpansionPass.cpp')
| -rw-r--r-- | lib/Target/ARM/MLxExpansionPass.cpp | 20 |
1 files changed, 7 insertions, 13 deletions
diff --git a/lib/Target/ARM/MLxExpansionPass.cpp b/lib/Target/ARM/MLxExpansionPass.cpp index f9e86eb36e..9a27e2f470 100644 --- a/lib/Target/ARM/MLxExpansionPass.cpp +++ b/lib/Target/ARM/MLxExpansionPass.cpp @@ -132,22 +132,16 @@ unsigned MLxExpansion::getDefReg(MachineInstr *MI) const { } bool MLxExpansion::hasRAWHazard(unsigned Reg, MachineInstr *MI) const { - const TargetInstrDesc &TID = MI->getDesc(); // FIXME: Detect integer instructions properly. + const TargetInstrDesc &TID = MI->getDesc(); unsigned Domain = TID.TSFlags & ARMII::DomainMask; - if (Domain == ARMII::DomainVFP) { - unsigned Opcode = TID.getOpcode(); - if (Opcode == ARM::VSTRS || Opcode == ARM::VSTRD || - Opcode == ARM::VMOVRS || Opcode == ARM::VMOVRRD) - return false; - } else if (Domain == ARMII::DomainNEON) { - if (TID.mayStore() || TID.mayLoad()) - return false; - } else { + if (TID.mayStore()) return false; - } - - return MI->readsRegister(Reg, TRI); + unsigned Opcode = TID.getOpcode(); + if (Opcode == ARM::VMOVRS || Opcode == ARM::VMOVRRD) + return false; + if ((Domain & ARMII::DomainVFP) || (Domain & ARMII::DomainNEON)) + return MI->readsRegister(Reg, TRI); return false; } |