diff options
| author | Jim Laskey <jlaskey@mac.com> | 2005-10-19 19:51:16 +0000 |
|---|---|---|
| committer | Jim Laskey <jlaskey@mac.com> | 2005-10-19 19:51:16 +0000 |
| commit | 538421411a4a0a070bbd789e88657689ca504dbe (patch) | |
| tree | e82291119677cb6e787ec7acf45238d06297cc47 /lib/Target/PowerPC/PPCScheduleG3.td | |
| parent | 3d925442619eabbca9ac7d0ac2e25ee79c01c31c (diff) | |
| download | llvm-538421411a4a0a070bbd789e88657689ca504dbe.tar.gz llvm-538421411a4a0a070bbd789e88657689ca504dbe.tar.bz2 llvm-538421411a4a0a070bbd789e88657689ca504dbe.tar.xz | |
Added InstrSchedClass to each of the PowerPC Instructions.
Note that when adding new instructions that you should refer to the table at the
bottom of PPCSchedule.td.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@23830 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/PowerPC/PPCScheduleG3.td')
| -rw-r--r-- | lib/Target/PowerPC/PPCScheduleG3.td | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/lib/Target/PowerPC/PPCScheduleG3.td b/lib/Target/PowerPC/PPCScheduleG3.td index 30cc8652c7..fbb9f6f786 100644 --- a/lib/Target/PowerPC/PPCScheduleG3.td +++ b/lib/Target/PowerPC/PPCScheduleG3.td @@ -31,9 +31,9 @@ def G3Itineraries : ProcessorItineraries<[ InstrItinData<LdStDCBA , [InstrStage<2, [SLU]>]>, InstrItinData<LdStDCBF , [InstrStage<3, [SLU]>]>, InstrItinData<LdStDCBI , [InstrStage<3, [SLU]>]>, - InstrItinData<LdStDCBT , [InstrStage<2, [SLU]>]>, + InstrItinData<LdStGeneral , [InstrStage<2, [SLU]>]>, InstrItinData<LdStICBI , [InstrStage<3, [SLU]>]>, - InstrItinData<LdStLBZUX , [InstrStage<2, [SLU]>]>, + InstrItinData<LdStUX , [InstrStage<2, [SLU]>]>, InstrItinData<LdStLFD , [InstrStage<2, [SLU]>]>, InstrItinData<LdStLFDU , [InstrStage<2, [SLU]>]>, InstrItinData<LdStLHA , [InstrStage<2, [SLU]>]>, @@ -59,5 +59,5 @@ def G3Itineraries : ProcessorItineraries<[ InstrItinData<FPDivD , [InstrStage<31, [FPU1]>]>, InstrItinData<FPDivS , [InstrStage<17, [FPU1]>]>, InstrItinData<FPFused , [InstrStage<2, [FPU1]>]>, - InstrItinData<FPRes , [InstrStage<10, [FPU1]>]>, + InstrItinData<FPRes , [InstrStage<10, [FPU1]>]> ]>; |