diff options
| author | Tom Stellard <thomas.stellard@amd.com> | 2013-08-16 01:11:51 +0000 |
|---|---|---|
| committer | Tom Stellard <thomas.stellard@amd.com> | 2013-08-16 01:11:51 +0000 |
| commit | e7ac2ed1c268891a856ab38db1e34372a79da86a (patch) | |
| tree | 1cde7a48a8bb2345527ee7e8b79cb943a5b168f0 /lib/Target/R600/R600ControlFlowFinalizer.cpp | |
| parent | e560d526a1aebf45e5333ab7b24689be930a8026 (diff) | |
| download | llvm-e7ac2ed1c268891a856ab38db1e34372a79da86a.tar.gz llvm-e7ac2ed1c268891a856ab38db1e34372a79da86a.tar.bz2 llvm-e7ac2ed1c268891a856ab38db1e34372a79da86a.tar.xz | |
R600: Add IsExport bit to TableGen instruction definitions
Tested-by: Aaron Watry <awatry@gmail.com>
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@188516 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/R600/R600ControlFlowFinalizer.cpp')
| -rw-r--r-- | lib/Target/R600/R600ControlFlowFinalizer.cpp | 13 |
1 files changed, 4 insertions, 9 deletions
diff --git a/lib/Target/R600/R600ControlFlowFinalizer.cpp b/lib/Target/R600/R600ControlFlowFinalizer.cpp index ab71bc126c..ac3d8f63d5 100644 --- a/lib/Target/R600/R600ControlFlowFinalizer.cpp +++ b/lib/Target/R600/R600ControlFlowFinalizer.cpp @@ -373,15 +373,6 @@ public: case AMDGPU::CF_ALU: I = MI; AluClauses.push_back(MakeALUClause(MBB, I)); - case AMDGPU::EG_ExportBuf: - case AMDGPU::EG_ExportSwz: - case AMDGPU::R600_ExportBuf: - case AMDGPU::R600_ExportSwz: - case AMDGPU::RAT_WRITE_CACHELESS_32_eg: - case AMDGPU::RAT_WRITE_CACHELESS_64_eg: - case AMDGPU::RAT_WRITE_CACHELESS_128_eg: - case AMDGPU::RAT_STORE_DWORD32: - case AMDGPU::RAT_STORE_DWORD64: DEBUG(dbgs() << CfCount << ":"; MI->dump();); CfCount++; break; @@ -491,6 +482,10 @@ public: EmitALUClause(I, AluClauses[i], CfCount); } default: + if (TII->isExport(MI->getOpcode())) { + DEBUG(dbgs() << CfCount << ":"; MI->dump();); + CfCount++; + } break; } } |