summaryrefslogtreecommitdiff
path: root/lib/Target/Sparc/SparcRegisterInfo.td
diff options
context:
space:
mode:
authorChris Lattner <sabre@nondot.org>2004-03-08 03:48:07 +0000
committerChris Lattner <sabre@nondot.org>2004-03-08 03:48:07 +0000
commit9b3c70261419bca20fa26e939116696a02f4e975 (patch)
tree7355a5cebb2ec7e0accf2c67488a30dedeff04c7 /lib/Target/Sparc/SparcRegisterInfo.td
parente0fa368f2215bd1160283cd94944af2517000701 (diff)
downloadllvm-9b3c70261419bca20fa26e939116696a02f4e975.tar.gz
llvm-9b3c70261419bca20fa26e939116696a02f4e975.tar.bz2
llvm-9b3c70261419bca20fa26e939116696a02f4e975.tar.xz
Avoid allocating special registers a bit more robustly
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@12207 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/Sparc/SparcRegisterInfo.td')
-rw-r--r--lib/Target/Sparc/SparcRegisterInfo.td14
1 files changed, 11 insertions, 3 deletions
diff --git a/lib/Target/Sparc/SparcRegisterInfo.td b/lib/Target/Sparc/SparcRegisterInfo.td
index d5167e2aeb..09246c0a41 100644
--- a/lib/Target/Sparc/SparcRegisterInfo.td
+++ b/lib/Target/Sparc/SparcRegisterInfo.td
@@ -61,10 +61,18 @@ let Namespace = "V8" in {
// FIXME: the register order should be defined in terms of the preferred
// allocation order...
//
-def IntRegs : RegisterClass<i32, 8, [G1, G2, G3, G4, G5, G6, G7, G0,
- O0, O1, O2, O3, O4, O5, O6, O7,
+def IntRegs : RegisterClass<i32, 8, [G1, G2, G3, G4, G5, G6, G7,
+ O0, O1, O2, O3, O4, O5, O7,
L0, L1, L2, L3, L4, L5, L6, L7,
- I0, I1, I2, I3, I4, I5, I6, I7]>;
+ I0, I1, I2, I3, I4, I5,
+ // Non-allocatable regs
+ O6, I6, I7, G0]> {
+ let Methods = [{
+ iterator allocation_order_end(MachineFunction &MF) const {
+ return end()-4; // Don't allocate special registers
+ }
+ }];
+}
def FPRegs : RegisterClass<f32, 4, [F0, F1, F2, F3, F4, F5, F6, F7, F8,
F9, F10, F11, F12, F13, F14, F15, F16, F17, F18, F19, F20, F21, F22,