diff options
| author | Jakob Stoklund Olesen <stoklund@2pi.dk> | 2011-03-31 22:14:03 +0000 |
|---|---|---|
| committer | Jakob Stoklund Olesen <stoklund@2pi.dk> | 2011-03-31 22:14:03 +0000 |
| commit | ca6fd009ad7905f39ce66f16164c652337e14c61 (patch) | |
| tree | 45131b54326b48f1db4f75766e4b639ddb94cad1 /test/CodeGen/ARM/vldlane.ll | |
| parent | 7ebdc37d2bbfc62ff7957b346bb3a91eb6044d5f (diff) | |
| download | llvm-ca6fd009ad7905f39ce66f16164c652337e14c61.tar.gz llvm-ca6fd009ad7905f39ce66f16164c652337e14c61.tar.bz2 llvm-ca6fd009ad7905f39ce66f16164c652337e14c61.tar.xz | |
Fix ARM tests to be register allocator independent.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@128680 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/CodeGen/ARM/vldlane.ll')
| -rw-r--r-- | test/CodeGen/ARM/vldlane.ll | 3 |
1 files changed, 2 insertions, 1 deletions
diff --git a/test/CodeGen/ARM/vldlane.ll b/test/CodeGen/ARM/vldlane.ll index 770ed071ac..68dd503bcc 100644 --- a/test/CodeGen/ARM/vldlane.ll +++ b/test/CodeGen/ARM/vldlane.ll @@ -1,4 +1,5 @@ ; RUN: llc < %s -march=arm -mattr=+neon | FileCheck %s +; RUN: llc < %s -march=arm -mattr=+neon -regalloc=basic | FileCheck %s define <8 x i8> @vld1lanei8(i8* %A, <8 x i8>* %B) nounwind { ;CHECK: vld1lanei8: @@ -279,7 +280,7 @@ define <8 x i16> @vld3laneQi16(i16* %A, <8 x i16>* %B) nounwind { ;Check for a post-increment updating load with register increment. define <8 x i16> @vld3laneQi16_update(i16** %ptr, <8 x i16>* %B, i32 %inc) nounwind { ;CHECK: vld3laneQi16_update: -;CHECK: vld3.16 {d16[1], d18[1], d20[1]}, [r2], r1 +;CHECK: vld3.16 {d16[1], d18[1], d20[1]}, [{{r[0-9]+}}], {{r[0-9]+}} %A = load i16** %ptr %tmp0 = bitcast i16* %A to i8* %tmp1 = load <8 x i16>* %B |