diff options
| author | Chandler Carruth <chandlerc@gmail.com> | 2012-04-23 18:25:57 +0000 |
|---|---|---|
| committer | Chandler Carruth <chandlerc@gmail.com> | 2012-04-23 18:25:57 +0000 |
| commit | d410eaba04211d53a523a518a5e315eb24c1072f (patch) | |
| tree | 4f1dce3ce0466afddc686b95b2432690f3086b95 /test/CodeGen/Hexagon/convertsptoll.ll | |
| parent | 15e56ad8855ff2d135a79efa71b540852acf3b97 (diff) | |
| download | llvm-d410eaba04211d53a523a518a5e315eb24c1072f.tar.gz llvm-d410eaba04211d53a523a518a5e315eb24c1072f.tar.bz2 llvm-d410eaba04211d53a523a518a5e315eb24c1072f.tar.xz | |
Revert r155365, r155366, and r155367. All three of these have regression
test suite failures. The failures occur at each stage, and only get
worse, so I'm reverting all of them.
Please resubmit these patches, one at a time, after verifying that the
regression test suite passes. Never submit a patch without running the
regression test suite.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@155372 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/CodeGen/Hexagon/convertsptoll.ll')
| -rw-r--r-- | test/CodeGen/Hexagon/convertsptoll.ll | 27 |
1 files changed, 0 insertions, 27 deletions
diff --git a/test/CodeGen/Hexagon/convertsptoll.ll b/test/CodeGen/Hexagon/convertsptoll.ll deleted file mode 100644 index a35484b0fe..0000000000 --- a/test/CodeGen/Hexagon/convertsptoll.ll +++ /dev/null @@ -1,27 +0,0 @@ -; RUN: llc -march=hexagon -mcpu=hexagonv5 < %s | FileCheck %s -; Check that we generate conversion from single precision floating point -; to 64-bit int value in IEEE complaint mode in V5. - -; CHECK: r{{[0-9]+}} = convert_sf2d(r{{[0-9]+}}) - -define i32 @main() nounwind { -entry: - %retval = alloca i32, align 4 - %i = alloca i64, align 8 - %a = alloca float, align 4 - %b = alloca float, align 4 - %c = alloca float, align 4 - store i32 0, i32* %retval - store float 0x402ECCCCC0000000, float* %a, align 4 - store float 0x4022333340000000, float* %b, align 4 - %0 = load float* %a, align 4 - %1 = load float* %b, align 4 - %add = fadd float %0, %1 - store float %add, float* %c, align 4 - %2 = load float* %c, align 4 - %conv = fptosi float %2 to i64 - store i64 %conv, i64* %i, align 8 - %3 = load i64* %i, align 8 - %conv1 = trunc i64 %3 to i32 - ret i32 %conv1 -} |