diff options
| author | Anton Korobeynikov <asl@math.spbu.ru> | 2009-10-21 00:11:44 +0000 |
|---|---|---|
| committer | Anton Korobeynikov <asl@math.spbu.ru> | 2009-10-21 00:11:44 +0000 |
| commit | a3da7c3ca8447ad15d20a7de706cdd4dbc80d034 (patch) | |
| tree | ac1f1b43a9f1be39febe5cb5e39f07ab988dc7e4 /test/CodeGen/MSP430 | |
| parent | b5a921679fc4eb72ce0b233086a21bf50a8e1cd6 (diff) | |
| download | llvm-a3da7c3ca8447ad15d20a7de706cdd4dbc80d034.tar.gz llvm-a3da7c3ca8447ad15d20a7de706cdd4dbc80d034.tar.bz2 llvm-a3da7c3ca8447ad15d20a7de706cdd4dbc80d034.tar.xz | |
Add reg-imm tests
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@84705 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/CodeGen/MSP430')
| -rw-r--r-- | test/CodeGen/MSP430/Inst16ri.ll | 37 | ||||
| -rw-r--r-- | test/CodeGen/MSP430/Inst8ri.ll | 37 |
2 files changed, 74 insertions, 0 deletions
diff --git a/test/CodeGen/MSP430/Inst16ri.ll b/test/CodeGen/MSP430/Inst16ri.ll new file mode 100644 index 0000000000..5115a23692 --- /dev/null +++ b/test/CodeGen/MSP430/Inst16ri.ll @@ -0,0 +1,37 @@ +; RUN: llc -march=msp430 < %s | FileCheck %s +target datalayout = "e-p:16:8:8-i8:8:8-i16:8:8-i32:8:8" +target triple = "msp430-generic-generic" + +define i16 @mov() nounwind { +; CHECK: mov: +; CHECK: mov.w #1, r15 + ret i16 1 +} + +define i16 @add(i16 %a, i16 %b) nounwind { +; CHECK: add: +; CHECK: add.w #1, r15 + %1 = add i16 %a, 1 + ret i16 %1 +} + +define i16 @and(i16 %a, i16 %b) nounwind { +; CHECK: and: +; CHECK: and.w #1, r15 + %1 = and i16 %a, 1 + ret i16 %1 +} + +define i16 @bis(i16 %a, i16 %b) nounwind { +; CHECK: bis: +; CHECK: bis.w #1, r15 + %1 = or i16 %a, 1 + ret i16 %1 +} + +define i16 @xor(i16 %a, i16 %b) nounwind { +; CHECK: xor: +; CHECK: xor.w #1, r15 + %1 = xor i16 %a, 1 + ret i16 %1 +} diff --git a/test/CodeGen/MSP430/Inst8ri.ll b/test/CodeGen/MSP430/Inst8ri.ll new file mode 100644 index 0000000000..ac3418aa6c --- /dev/null +++ b/test/CodeGen/MSP430/Inst8ri.ll @@ -0,0 +1,37 @@ +; RUN: llc -march=msp430 < %s | FileCheck %s +target datalayout = "e-p:16:8:8-i8:8:8-i16:8:8-i32:8:8" +target triple = "msp430-generic-generic" + +define i8 @mov() nounwind { +; CHECK: mov: +; CHECK: mov.b #1, r15 + ret i8 1 +} + +define i8 @add(i8 %a, i8 %b) nounwind { +; CHECK: add: +; CHECK: add.b #1, r15 + %1 = add i8 %a, 1 + ret i8 %1 +} + +define i8 @and(i8 %a, i8 %b) nounwind { +; CHECK: and: +; CHECK: and.b #1, r15 + %1 = and i8 %a, 1 + ret i8 %1 +} + +define i8 @bis(i8 %a, i8 %b) nounwind { +; CHECK: bis: +; CHECK: bis.b #1, r15 + %1 = or i8 %a, 1 + ret i8 %1 +} + +define i8 @xor(i8 %a, i8 %b) nounwind { +; CHECK: xor: +; CHECK: xor.b #1, r15 + %1 = xor i8 %a, 1 + ret i8 %1 +} |