diff options
| author | Akira Hatanaka <ahatanaka@mips.com> | 2012-01-04 02:45:01 +0000 |
|---|---|---|
| committer | Akira Hatanaka <ahatanaka@mips.com> | 2012-01-04 02:45:01 +0000 |
| commit | cb9dd72fdc9adc6daed870429cb412bcdb39a6d3 (patch) | |
| tree | 4aecd8383a6d0ebd0d17b0d865c32e00d6819d77 /test/CodeGen/Mips/2008-08-01-AsmInline.ll | |
| parent | afad0fe59a791cb4fd87fbd7ea2b1aba8d67a7af (diff) | |
| download | llvm-cb9dd72fdc9adc6daed870429cb412bcdb39a6d3.tar.gz llvm-cb9dd72fdc9adc6daed870429cb412bcdb39a6d3.tar.bz2 llvm-cb9dd72fdc9adc6daed870429cb412bcdb39a6d3.tar.xz | |
Have getRegForInlineAsmConstraint return the correct register class when target
is Mips64.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@147516 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/CodeGen/Mips/2008-08-01-AsmInline.ll')
| -rw-r--r-- | test/CodeGen/Mips/2008-08-01-AsmInline.ll | 38 |
1 files changed, 38 insertions, 0 deletions
diff --git a/test/CodeGen/Mips/2008-08-01-AsmInline.ll b/test/CodeGen/Mips/2008-08-01-AsmInline.ll index f701bf17c6..dbde742ad3 100644 --- a/test/CodeGen/Mips/2008-08-01-AsmInline.ll +++ b/test/CodeGen/Mips/2008-08-01-AsmInline.ll @@ -1,4 +1,5 @@ ; RUN: llc -march=mips < %s | FileCheck %s +; RUN: llc -march=mips64el -mcpu=mips64r2 -mattr=n64 < %s | FileCheck %s %struct.DWstruct = type { i32, i32 } @@ -13,3 +14,40 @@ entry: %res = add i32 %asmresult, %asmresult1 ret i32 %res } + +@gi2 = external global i32 +@gi1 = external global i32 +@gi0 = external global i32 +@gf0 = external global float +@gf1 = external global float +@gd0 = external global double +@gd1 = external global double + +define void @foo0() nounwind { +entry: +; CHECK: addu + %0 = load i32* @gi1, align 4 + %1 = load i32* @gi0, align 4 + %2 = tail call i32 asm "addu $0, $1, $2", "=r,r,r"(i32 %0, i32 %1) nounwind + store i32 %2, i32* @gi2, align 4 + ret void +} + +define void @foo2() nounwind { +entry: +; CHECK: neg.s + %0 = load float* @gf1, align 4 + %1 = tail call float asm "neg.s $0, $1", "=f,f"(float %0) nounwind + store float %1, float* @gf0, align 4 + ret void +} + +define void @foo3() nounwind { +entry: +; CHECK: neg.d + %0 = load double* @gd1, align 8 + %1 = tail call double asm "neg.d $0, $1", "=f,f"(double %0) nounwind + store double %1, double* @gd0, align 8 + ret void +} + |