summaryrefslogtreecommitdiff
path: root/test/CodeGen/PowerPC/and_sext.ll
diff options
context:
space:
mode:
authorReid Spencer <rspencer@reidspencer.com>2007-01-26 08:25:06 +0000
committerReid Spencer <rspencer@reidspencer.com>2007-01-26 08:25:06 +0000
commite3ff5ada8a8f6cc166ecc45147da0d63c3683026 (patch)
treeccd4a6b0d605384b41f7d3b84cc019344c2dd65a /test/CodeGen/PowerPC/and_sext.ll
parent950bf6030101d670ea205efd307ea5d3b375544d (diff)
downloadllvm-e3ff5ada8a8f6cc166ecc45147da0d63c3683026.tar.gz
llvm-e3ff5ada8a8f6cc166ecc45147da0d63c3683026.tar.bz2
llvm-e3ff5ada8a8f6cc166ecc45147da0d63c3683026.tar.xz
For PR761:
Remove "target endian/pointersize" or add "target datalayout" to make the test parse properly or set the datalayout because defaults changes. For PR645: Make global names use the @ prefix. For llvm-upgrade changes: Fix test cases or completely remove use of llvm-upgrade for test cases that cannot survive the new renaming or upgrade capabilities. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@33533 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/CodeGen/PowerPC/and_sext.ll')
-rw-r--r--test/CodeGen/PowerPC/and_sext.ll6
1 files changed, 3 insertions, 3 deletions
diff --git a/test/CodeGen/PowerPC/and_sext.ll b/test/CodeGen/PowerPC/and_sext.ll
index f025e21e5d..7f4c5f0c06 100644
--- a/test/CodeGen/PowerPC/and_sext.ll
+++ b/test/CodeGen/PowerPC/and_sext.ll
@@ -3,14 +3,14 @@
; RUN: llvm-as < %s | llc -march=ppc32 | not grep extsh &&
; RUN: llvm-as < %s | llc -march=ppc32 | not grep extsb
-define i32 %test1(i32 %mode.0.i.0) {
+define i32 @test1(i32 %mode.0.i.0) {
%tmp.79 = trunc i32 %mode.0.i.0 to i16
%tmp.80 = sext i16 %tmp.79 to i32
%tmp.81 = and i32 %tmp.80, 24
ret i32 %tmp.81
}
-define i16 %test2(i16 sext %X, i16 sext %x) sext {
+define i16 @test2(i16 sext %X, i16 sext %x) sext {
%tmp = sext i16 %X to i32
%tmp1 = sext i16 %x to i32
%tmp2 = add i32 %tmp, %tmp1
@@ -21,7 +21,7 @@ define i16 %test2(i16 sext %X, i16 sext %x) sext {
ret i16 %retval
}
-define i16 %test3(i32 zext %X) sext {
+define i16 @test3(i32 zext %X) sext {
%tmp1 = lshr i32 %X, i8 16
%tmp1 = trunc i32 %tmp1 to i16
ret i16 %tmp1