diff options
| author | Tanya Lattner <tonic@nondot.org> | 2008-03-25 04:26:08 +0000 |
|---|---|---|
| committer | Tanya Lattner <tonic@nondot.org> | 2008-03-25 04:26:08 +0000 |
| commit | 6f729d601c8a6a9710356aadb42dc8d0efa95bf2 (patch) | |
| tree | e662b3ee5539d7594ab49eda3eae140424ce499d /test/CodeGen/X86/2006-05-17-VectorArg.ll | |
| parent | a2fb634defce316ec972aa6f3ca3a941b4656f5e (diff) | |
| download | llvm-6f729d601c8a6a9710356aadb42dc8d0efa95bf2.tar.gz llvm-6f729d601c8a6a9710356aadb42dc8d0efa95bf2.tar.bz2 llvm-6f729d601c8a6a9710356aadb42dc8d0efa95bf2.tar.xz | |
Byebye llvm-upgrade!
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@48762 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/CodeGen/X86/2006-05-17-VectorArg.ll')
| -rw-r--r-- | test/CodeGen/X86/2006-05-17-VectorArg.ll | 19 |
1 files changed, 10 insertions, 9 deletions
diff --git a/test/CodeGen/X86/2006-05-17-VectorArg.ll b/test/CodeGen/X86/2006-05-17-VectorArg.ll index 1f2af1473a..1d24b776db 100644 --- a/test/CodeGen/X86/2006-05-17-VectorArg.ll +++ b/test/CodeGen/X86/2006-05-17-VectorArg.ll @@ -1,14 +1,15 @@ -; RUN: llvm-upgrade < %s | llvm-as | llc -march=x86 -mattr=+sse2 +; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2 -<4 x float> %opRSQ(<4 x float> %a) { +define <4 x float> @opRSQ(<4 x float> %a) { entry: - %tmp2 = extractelement <4 x float> %a, uint 3 - %abscond = setge float %tmp2, -0.000000e+00 - %abs = select bool %abscond, float %tmp2, float 0.000000e+00 - %tmp3 = tail call float %llvm.sqrt.f32( float %abs ) - %tmp4 = div float 1.000000e+00, %tmp3 - %tmp11 = insertelement <4 x float> zeroinitializer, float %tmp4, uint 3 + %tmp2 = extractelement <4 x float> %a, i32 3 ; <float> [#uses=2] + %abscond = fcmp oge float %tmp2, -0.000000e+00 ; <i1> [#uses=1] + %abs = select i1 %abscond, float %tmp2, float 0.000000e+00 ; <float> [#uses=1] + %tmp3 = tail call float @llvm.sqrt.f32( float %abs ) ; <float> [#uses=1] + %tmp4 = fdiv float 1.000000e+00, %tmp3 ; <float> [#uses=1] + %tmp11 = insertelement <4 x float> zeroinitializer, float %tmp4, i32 3 ; <<4 x float>> [#uses=1] ret <4 x float> %tmp11 } -declare float %llvm.sqrt.f32(float) +declare float @llvm.sqrt.f32(float) + |