summaryrefslogtreecommitdiff
path: root/test/CodeGen/X86/2006-07-31-SingleRegClass.ll
diff options
context:
space:
mode:
authorTanya Lattner <tonic@nondot.org>2008-03-25 04:26:08 +0000
committerTanya Lattner <tonic@nondot.org>2008-03-25 04:26:08 +0000
commit6f729d601c8a6a9710356aadb42dc8d0efa95bf2 (patch)
treee662b3ee5539d7594ab49eda3eae140424ce499d /test/CodeGen/X86/2006-07-31-SingleRegClass.ll
parenta2fb634defce316ec972aa6f3ca3a941b4656f5e (diff)
downloadllvm-6f729d601c8a6a9710356aadb42dc8d0efa95bf2.tar.gz
llvm-6f729d601c8a6a9710356aadb42dc8d0efa95bf2.tar.bz2
llvm-6f729d601c8a6a9710356aadb42dc8d0efa95bf2.tar.xz
Byebye llvm-upgrade!
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@48762 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/CodeGen/X86/2006-07-31-SingleRegClass.ll')
-rw-r--r--test/CodeGen/X86/2006-07-31-SingleRegClass.ll12
1 files changed, 6 insertions, 6 deletions
diff --git a/test/CodeGen/X86/2006-07-31-SingleRegClass.ll b/test/CodeGen/X86/2006-07-31-SingleRegClass.ll
index aa02bf7c96..561aff3307 100644
--- a/test/CodeGen/X86/2006-07-31-SingleRegClass.ll
+++ b/test/CodeGen/X86/2006-07-31-SingleRegClass.ll
@@ -1,11 +1,11 @@
; PR850
-; RUN: llvm-upgrade < %s | llvm-as | llc -march=x86 -x86-asm-syntax=att | \
+; RUN: llvm-as < %s | llc -march=x86 -x86-asm-syntax=att | \
; RUN: grep {movl 4(%eax),%ebp}
-; RUN: llvm-upgrade < %s | llvm-as | llc -march=x86 -x86-asm-syntax=att | \
+; RUN: llvm-as < %s | llc -march=x86 -x86-asm-syntax=att | \
; RUN: grep {movl 0(%eax), %ebx}
-int %foo(int %__s.i.i, int %tmp5.i.i, int %tmp6.i.i, int %tmp7.i.i, int %tmp8.i.i ) {
-
-%tmp9.i.i = call int asm sideeffect "push %ebp\0Apush %ebx\0Amovl 4($2),%ebp\0Amovl 0($2), %ebx\0Amovl $1,%eax\0Aint $$0x80\0Apop %ebx\0Apop %ebp", "={ax},i,0,{cx},{dx},{si},{di}"(int 192, int %__s.i.i, int %tmp5.i.i, int %tmp6.i.i, int %tmp7.i.i, int %tmp8.i.i )
- ret int %tmp9.i.i
+define i32 @foo(i32 %__s.i.i, i32 %tmp5.i.i, i32 %tmp6.i.i, i32 %tmp7.i.i, i32 %tmp8.i.i) {
+ %tmp9.i.i = call i32 asm sideeffect "push %ebp\0Apush %ebx\0Amovl 4($2),%ebp\0Amovl 0($2), %ebx\0Amovl $1,%eax\0Aint $$0x80\0Apop %ebx\0Apop %ebp", "={ax},i,0,{cx},{dx},{si},{di}"( i32 192, i32 %__s.i.i, i32 %tmp5.i.i, i32 %tmp6.i.i, i32 %tmp7.i.i, i32 %tmp8.i.i ) ; <i32> [#uses=1]
+ ret i32 %tmp9.i.i
}
+