summaryrefslogtreecommitdiff
path: root/test/CodeGen/X86/2012-09-13-dagco-fneg.ll
diff options
context:
space:
mode:
authorNadav Rotem <nrotem@apple.com>2012-09-13 14:54:28 +0000
committerNadav Rotem <nrotem@apple.com>2012-09-13 14:54:28 +0000
commit91a7e0184a4f7976ef11cb48697d2782fc1b9be7 (patch)
tree2dd9e6c2fbd94d6225a3e9e154d37a1756fed052 /test/CodeGen/X86/2012-09-13-dagco-fneg.ll
parentfaf31d01db913b477b749c9f11f18a9471c0a672 (diff)
downloadllvm-91a7e0184a4f7976ef11cb48697d2782fc1b9be7.tar.gz
llvm-91a7e0184a4f7976ef11cb48697d2782fc1b9be7.tar.bz2
llvm-91a7e0184a4f7976ef11cb48697d2782fc1b9be7.tar.xz
Fix a dagcombine optimization. The optimization attempts to optimize a bitcast of fneg to integers
by xoring the high-bit. This fails if the source operand is a vector because we need to negate each of the elements in the vector. Fix rdar://12281066 PR13813. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@163802 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/CodeGen/X86/2012-09-13-dagco-fneg.ll')
-rw-r--r--test/CodeGen/X86/2012-09-13-dagco-fneg.ll21
1 files changed, 21 insertions, 0 deletions
diff --git a/test/CodeGen/X86/2012-09-13-dagco-fneg.ll b/test/CodeGen/X86/2012-09-13-dagco-fneg.ll
new file mode 100644
index 0000000000..7b9bab97be
--- /dev/null
+++ b/test/CodeGen/X86/2012-09-13-dagco-fneg.ll
@@ -0,0 +1,21 @@
+; RUN: llc -march=x86-64 -mcpu=corei7 < %s | FileCheck %s
+
+target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64-S128"
+target triple = "x86_64-apple-macosx10.8.0"
+
+; CHECK: foo
+; Make sure we are not trying to use scalar xor on the high bits of the vector.
+; CHECK-NOT: xorq
+; CHECK: xorl
+; CHECK-NEXT: ret
+
+define i32 @foo() {
+bb:
+ %tmp44.i = fsub <4 x float> <float -0.000000e+00, float -0.000000e+00, float -0.000000e+00, float -0.000000e+00>, <float 0.000000e+00, float 0.000000e+00, float 1.000000e+00, float 0.000000e+00>
+ %0 = bitcast <4 x float> %tmp44.i to i128
+ %1 = zext i128 %0 to i512
+ %2 = shl nuw nsw i512 %1, 256
+ %ins = or i512 %2, 3325764857622480139933400731976840738652108318779753826115024029985671937147149347761402413803120180680770390816681124225944317364750115981129923635970048
+ store i512 %ins, i512* undef, align 64
+ ret i32 0
+}