diff options
| author | Elena Demikhovsky <elena.demikhovsky@intel.com> | 2012-04-22 13:22:48 +0000 |
|---|---|---|
| committer | Elena Demikhovsky <elena.demikhovsky@intel.com> | 2012-04-22 13:22:48 +0000 |
| commit | dd9047815c765210e81755c320e34fe010dfe4a7 (patch) | |
| tree | 9b4a77c14f72f3dec3f4b856d2a0f506c4cccdba /test/CodeGen/X86/avx2-conversions.ll | |
| parent | bfae1fd1fce97e73299e8ad67a22ae18de5112e9 (diff) | |
| download | llvm-dd9047815c765210e81755c320e34fe010dfe4a7.tar.gz llvm-dd9047815c765210e81755c320e34fe010dfe4a7.tar.bz2 llvm-dd9047815c765210e81755c320e34fe010dfe4a7.tar.xz | |
cleaned line endings in the newly added test file
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@155315 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/CodeGen/X86/avx2-conversions.ll')
| -rwxr-xr-x | test/CodeGen/X86/avx2-conversions.ll | 136 |
1 files changed, 68 insertions, 68 deletions
diff --git a/test/CodeGen/X86/avx2-conversions.ll b/test/CodeGen/X86/avx2-conversions.ll index fe87de936a..b47491335a 100755 --- a/test/CodeGen/X86/avx2-conversions.ll +++ b/test/CodeGen/X86/avx2-conversions.ll @@ -1,68 +1,68 @@ -; RUN: llc < %s -mtriple=x86_64-apple-darwin -mcpu=core-avx2 -mattr=+avx2 | FileCheck %s
-
-; CHECK: trunc4
-; CHECK: vpermd
-; CHECK-NOT: vinsert
-; CHECK: ret
-define <4 x i32> @trunc4(<4 x i64> %A) nounwind {
- %B = trunc <4 x i64> %A to <4 x i32>
- ret <4 x i32>%B
-}
-
-; CHECK: trunc8
-; CHECK: vpshufb
-; CHECK-NOT: vinsert
-; CHECK: ret
-
-define <8 x i16> @trunc8(<8 x i32> %A) nounwind {
- %B = trunc <8 x i32> %A to <8 x i16>
- ret <8 x i16>%B
-}
-
-; CHECK: sext4
-; CHECK: vpmovsxdq
-; CHECK-NOT: vinsert
-; CHECK: ret
-define <4 x i64> @sext4(<4 x i32> %A) nounwind {
- %B = sext <4 x i32> %A to <4 x i64>
- ret <4 x i64>%B
-}
-
-; CHECK: sext8
-; CHECK: vpmovsxwd
-; CHECK-NOT: vinsert
-; CHECK: ret
-define <8 x i32> @sext8(<8 x i16> %A) nounwind {
- %B = sext <8 x i16> %A to <8 x i32>
- ret <8 x i32>%B
-}
-
-; CHECK: zext4
-; CHECK: vpmovzxdq
-; CHECK-NOT: vinsert
-; CHECK: ret
-define <4 x i64> @zext4(<4 x i32> %A) nounwind {
- %B = zext <4 x i32> %A to <4 x i64>
- ret <4 x i64>%B
-}
-
-; CHECK: zext8
-; CHECK: vpmovzxwd
-; CHECK-NOT: vinsert
-; CHECK: ret
-define <8 x i32> @zext8(<8 x i16> %A) nounwind {
- %B = zext <8 x i16> %A to <8 x i32>
- ret <8 x i32>%B
-}
-; CHECK: zext_8i8_8i32
-; CHECK: vpmovzxwd
-; CHECK: vpand
-; CHECK: ret
-define <8 x i32> @zext_8i8_8i32(<8 x i8> %A) nounwind {
- %B = zext <8 x i8> %A to <8 x i32>
- ret <8 x i32>%B
-}
-
-
-
-
+; RUN: llc < %s -mtriple=x86_64-apple-darwin -mcpu=core-avx2 -mattr=+avx2 | FileCheck %s + +; CHECK: trunc4 +; CHECK: vpermd +; CHECK-NOT: vinsert +; CHECK: ret +define <4 x i32> @trunc4(<4 x i64> %A) nounwind { + %B = trunc <4 x i64> %A to <4 x i32> + ret <4 x i32>%B +} + +; CHECK: trunc8 +; CHECK: vpshufb +; CHECK-NOT: vinsert +; CHECK: ret + +define <8 x i16> @trunc8(<8 x i32> %A) nounwind { + %B = trunc <8 x i32> %A to <8 x i16> + ret <8 x i16>%B +} + +; CHECK: sext4 +; CHECK: vpmovsxdq +; CHECK-NOT: vinsert +; CHECK: ret +define <4 x i64> @sext4(<4 x i32> %A) nounwind { + %B = sext <4 x i32> %A to <4 x i64> + ret <4 x i64>%B +} + +; CHECK: sext8 +; CHECK: vpmovsxwd +; CHECK-NOT: vinsert +; CHECK: ret +define <8 x i32> @sext8(<8 x i16> %A) nounwind { + %B = sext <8 x i16> %A to <8 x i32> + ret <8 x i32>%B +} + +; CHECK: zext4 +; CHECK: vpmovzxdq +; CHECK-NOT: vinsert +; CHECK: ret +define <4 x i64> @zext4(<4 x i32> %A) nounwind { + %B = zext <4 x i32> %A to <4 x i64> + ret <4 x i64>%B +} + +; CHECK: zext8 +; CHECK: vpmovzxwd +; CHECK-NOT: vinsert +; CHECK: ret +define <8 x i32> @zext8(<8 x i16> %A) nounwind { + %B = zext <8 x i16> %A to <8 x i32> + ret <8 x i32>%B +} +; CHECK: zext_8i8_8i32 +; CHECK: vpmovzxwd +; CHECK: vpand +; CHECK: ret +define <8 x i32> @zext_8i8_8i32(<8 x i8> %A) nounwind { + %B = zext <8 x i8> %A to <8 x i32> + ret <8 x i32>%B +} + + + + |