summaryrefslogtreecommitdiff
path: root/test/CodeGen/X86/misched-new.ll
diff options
context:
space:
mode:
authorJakob Stoklund Olesen <stoklund@2pi.dk>2012-03-29 21:10:40 +0000
committerJakob Stoklund Olesen <stoklund@2pi.dk>2012-03-29 21:10:40 +0000
commit85bdf2e76a0351468f231f48069c64bc6938f140 (patch)
treef564af997b999d556759cafb959c68b37a1d8319 /test/CodeGen/X86/misched-new.ll
parente13cea4110bb21b4256be18cad92340fd9d3cb13 (diff)
downloadllvm-85bdf2e76a0351468f231f48069c64bc6938f140.tar.gz
llvm-85bdf2e76a0351468f231f48069c64bc6938f140.tar.bz2
llvm-85bdf2e76a0351468f231f48069c64bc6938f140.tar.xz
Handle register copies for the new ARM register classes.
ARM recently gained DPair, DTriple, and DQuad register classes. Update copyPhysReg() to handle copies in these register classes. No test case, it is difficult to make the register allocator emit the odd copies reliably. The missing DPair copy caused a failure on partialsums in the nightly test suite. <rdar://problem/11147997> git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@153686 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/CodeGen/X86/misched-new.ll')
0 files changed, 0 insertions, 0 deletions