diff options
| author | Preston Gurd <preston.gurd@intel.com> | 2012-07-18 20:49:17 +0000 |
|---|---|---|
| committer | Preston Gurd <preston.gurd@intel.com> | 2012-07-18 20:49:17 +0000 |
| commit | d4d961615c67082bc24bfa5d372a93a1dcff3457 (patch) | |
| tree | 208eef3c43dfe91a984d9df1f0c6717e463190e6 /test/CodeGen/X86/vshift-1.ll | |
| parent | 1ef3b6c90df35b2e02cc4f7cba46cb4302de55b6 (diff) | |
| download | llvm-d4d961615c67082bc24bfa5d372a93a1dcff3457.tar.gz llvm-d4d961615c67082bc24bfa5d372a93a1dcff3457.tar.bz2 llvm-d4d961615c67082bc24bfa5d372a93a1dcff3457.tar.xz | |
This patch fixes 8 out of 20 unexpected failures in "make check"
when run on an Intel Atom processor. The failures have arisen due
to changes elsewhere in the trunk over the past 8 weeks or so.
These failures were not detected by the Atom buildbot because the
CPU on the Atom buildbot was not being detected as an Atom CPU.
The fix for this problem is in Host.cpp and X86Subtarget.cpp, but
shall remain commented out until the current set of Atom test failures
are fixed.
Patch by Andy Zhang and Tyler Nowicki!
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@160451 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/CodeGen/X86/vshift-1.ll')
| -rw-r--r-- | test/CodeGen/X86/vshift-1.ll | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/test/CodeGen/X86/vshift-1.ll b/test/CodeGen/X86/vshift-1.ll index 49551562c5..e775750bbe 100644 --- a/test/CodeGen/X86/vshift-1.ll +++ b/test/CodeGen/X86/vshift-1.ll @@ -16,7 +16,7 @@ define void @shift1b(<2 x i64> %val, <2 x i64>* %dst, i64 %amt) nounwind { entry: ; CHECK: shift1b: ; CHECK: movd -; CHECK-NEXT: psllq +; CHECK: psllq %0 = insertelement <2 x i64> undef, i64 %amt, i32 0 %1 = insertelement <2 x i64> %0, i64 %amt, i32 1 %shl = shl <2 x i64> %val, %1 @@ -38,7 +38,7 @@ define void @shift2b(<4 x i32> %val, <4 x i32>* %dst, i32 %amt) nounwind { entry: ; CHECK: shift2b: ; CHECK: movd -; CHECK-NEXT: pslld +; CHECK: pslld %0 = insertelement <4 x i32> undef, i32 %amt, i32 0 %1 = insertelement <4 x i32> %0, i32 %amt, i32 1 %2 = insertelement <4 x i32> %1, i32 %amt, i32 2 |