summaryrefslogtreecommitdiff
path: root/test/CodeGen/XCore/load.ll
diff options
context:
space:
mode:
authorRichard Osborne <richard@xmos.com>2009-07-15 17:06:59 +0000
committerRichard Osborne <richard@xmos.com>2009-07-15 17:06:59 +0000
commit1d05b237a5bc92b7c7904bbd075a703047268ee5 (patch)
tree31e9375af055ae766763b52a415a88b9ac1a11ea /test/CodeGen/XCore/load.ll
parentd890de10af6a4d01fe0b35f09ccd674d771e4732 (diff)
downloadllvm-1d05b237a5bc92b7c7904bbd075a703047268ee5.tar.gz
llvm-1d05b237a5bc92b7c7904bbd075a703047268ee5.tar.bz2
llvm-1d05b237a5bc92b7c7904bbd075a703047268ee5.tar.xz
Fix pattern for LD16S_3r, add basic tests to check load / store instructions
are being properly selected. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@75797 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/CodeGen/XCore/load.ll')
-rw-r--r--test/CodeGen/XCore/load.ll39
1 files changed, 39 insertions, 0 deletions
diff --git a/test/CodeGen/XCore/load.ll b/test/CodeGen/XCore/load.ll
new file mode 100644
index 0000000000..1c483a145c
--- /dev/null
+++ b/test/CodeGen/XCore/load.ll
@@ -0,0 +1,39 @@
+; RUN: llvm-as < %s | llc -march=xcore > %t1.s
+; RUN: not grep add %t1.s
+; RUN: not grep ldaw %t1.s
+; RUN: not grep lda16 %t1.s
+; RUN: not grep zext %t1.s
+; RUN: not grep sext %t1.s
+; RUN: grep "ldw" %t1.s | count 2
+; RUN: grep "ld16s" %t1.s | count 1
+; RUN: grep "ld8u" %t1.s | count 1
+
+define i32 @load32(i32* %p, i32 %offset) nounwind {
+entry:
+ %0 = getelementptr i32* %p, i32 %offset
+ %1 = load i32* %0, align 4
+ ret i32 %1
+}
+
+define i32 @load32_imm(i32* %p) nounwind {
+entry:
+ %0 = getelementptr i32* %p, i32 11
+ %1 = load i32* %0, align 4
+ ret i32 %1
+}
+
+define i32 @load16(i16* %p, i32 %offset) nounwind {
+entry:
+ %0 = getelementptr i16* %p, i32 %offset
+ %1 = load i16* %0, align 2
+ %2 = sext i16 %1 to i32
+ ret i32 %2
+}
+
+define i32 @load8(i8* %p, i32 %offset) nounwind {
+entry:
+ %0 = getelementptr i8* %p, i32 %offset
+ %1 = load i8* %0, align 1
+ %2 = zext i8 %1 to i32
+ ret i32 %2
+}