summaryrefslogtreecommitdiff
path: root/utils/TableGen/DAGISelEmitter.cpp
diff options
context:
space:
mode:
authorJim Grosbach <grosbach@apple.com>2011-03-11 02:19:02 +0000
committerJim Grosbach <grosbach@apple.com>2011-03-11 02:19:02 +0000
commit4a6d735105ffac5f58499ef5a5de8713b458b233 (patch)
treead4e2d200aea58d68c8bc43b33221dddff7a0d55 /utils/TableGen/DAGISelEmitter.cpp
parent109d6dbe50753f102566cd4895b69fd13f62efa4 (diff)
downloadllvm-4a6d735105ffac5f58499ef5a5de8713b458b233.tar.gz
llvm-4a6d735105ffac5f58499ef5a5de8713b458b233.tar.bz2
llvm-4a6d735105ffac5f58499ef5a5de8713b458b233.tar.xz
Teach TableGen to pre-calculate register enum values when creating the
CodeGenRegister entries. Use this information to more intelligently build the literal register entires in the DAGISel matcher table. Specifically, use a single-byte OPC_EmitRegister entry for registers with a value of less than 256 and OPC_EmitRegister2 entry for registers with a larger value. rdar://9066491 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@127456 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'utils/TableGen/DAGISelEmitter.cpp')
-rw-r--r--utils/TableGen/DAGISelEmitter.cpp6
1 files changed, 1 insertions, 5 deletions
diff --git a/utils/TableGen/DAGISelEmitter.cpp b/utils/TableGen/DAGISelEmitter.cpp
index dee8f7731f..d66ae96cbc 100644
--- a/utils/TableGen/DAGISelEmitter.cpp
+++ b/utils/TableGen/DAGISelEmitter.cpp
@@ -148,12 +148,8 @@ void DAGISelEmitter::run(raw_ostream &OS) {
Matcher *TheMatcher = new ScopeMatcher(&PatternMatchers[0],
PatternMatchers.size());
- CodeGenTarget Target(Records);
- const std::vector<CodeGenRegister> &Registers = Target.getRegisters();
- bool useEmitRegister2 = Registers.size() > 255;
-
TheMatcher = OptimizeMatcher(TheMatcher, CGP);
//Matcher->dump();
- EmitMatcherTable(TheMatcher, CGP, useEmitRegister2, OS);
+ EmitMatcherTable(TheMatcher, CGP, OS);
delete TheMatcher;
}