summaryrefslogtreecommitdiff
Commit message (Expand)AuthorAge
* Revert commit 145449 (ddunbar) since it is breaking the dragonegg buildbots.Duncan Sands2011-12-01
* For 64-bit the rest of the general regs are ok for the q constraint. MakeEric Christopher2011-12-01
* Add some missing anchors.David Blaikie2011-12-01
* Pass AVX vectors which are arguments to varargs functions on the stack. <rdar...Eli Friedman2011-12-01
* Removed use of grep from test and moved it to be with other icmp testsPete Cooper2011-12-01
* Added instcombine pattern to spot comparing -val or val against 0.Pete Cooper2011-12-01
* Propagate TargetLibraryInfo throughout ConstantFolding.cpp and Chad Rosier2011-12-01
* Make use of "getScalarType()". No functionality change.Nick Lewycky2011-12-01
* Small fix for assembler generation on Darwin PPC64. Patch by Michael Kostyle...Eli Friedman2011-12-01
* Replace an assert() with an actual diagnostic.Jim Grosbach2011-11-30
* make asan work at -O0, llvm part. Patch by glider@google.comKostya Serebryany2011-11-30
* Support for encoding all FMA4 instructions and tablegen patterns for allJan Sjödin2011-11-30
* Make GlobalMerge honor the preferred alignment on globals without an explicit...Eli Friedman2011-11-30
* More cleanups. No content change.Bill Wendling2011-11-30
* Minor cleanup. No content change.Bill Wendling2011-11-30
* Remove the install-clang-c makefile target.Bob Wilson2011-11-30
* Remove an XXX which hasn't been fixed yet. It's too late now.Bill Wendling2011-11-30
* Remove unused variableMatt Beaumont-Gay2011-11-30
* Add some tests for all-lanes VLD1 parsing.Jim Grosbach2011-11-30
* ARM parsing for VLD1 all lanes, with writeback.Jim Grosbach2011-11-30
* Add a few functions to TargetLibraryInfo.Chad Rosier2011-11-30
* ARM parsing for VLD1 two register all lanes, no writeback.Jim Grosbach2011-11-30
* Add test arch to make it pass on non x86 targetsNadav Rotem2011-11-30
* X86: Turns out bulldozer also supports sse42 and lzcnt.Benjamin Kramer2011-11-30
* X86: Add subtargets for AMD's bulldozer.Benjamin Kramer2011-11-30
* Add a tripple to the testNadav Rotem2011-11-30
* X86: PerformOrCombine introduced a vselect node with a wrong order of operand...Nadav Rotem2011-11-30
* Add instruction selection support for AVX2 horizontal add/sub instructions.Craig Topper2011-11-30
* Mention that -O4 does result in more optimization when used withDuncan Sands2011-11-30
* Merge VPERM2F128/VPERM2I128 ISD node types.Craig Topper2011-11-30
* Better test case found in duplicate PR10570.Andrew Trick2011-11-30
* Merge decoding of VPERMILPD and VPERMILPS shuffle masks. Merge X86ISD node ty...Craig Topper2011-11-30
* LSR: handle the expansion of phi operands that use postinc forms of the IV.Andrew Trick2011-11-30
* Whitespace.Chad Rosier2011-11-30
* Alphabetize TargetLibraryInfo enum and fix doxygen comments. No functionalChad Rosier2011-11-30
* llvm_unreachable() is not for user diagnostics....Jim Grosbach2011-11-30
* ARM parsing aliases for VLD1 single register all lanes.Jim Grosbach2011-11-30
* Add support for sqrt, sqrtl, and sqrtf in TargetLibraryInfo. Disable Chad Rosier2011-11-29
* Tidy up a bit.Jim Grosbach2011-11-29
* Add comment.Jim Grosbach2011-11-29
* ARM parsing aliases for data-size suffices on VST1.Jim Grosbach2011-11-29
* FileCheckize.Jakob Stoklund Olesen2011-11-29
* Change names for MIPS "generic" processors defined in Mips.td to match what GNUAkira Hatanaka2011-11-29
* ARM assembly parsing and encoding for four-register VST1.Jim Grosbach2011-11-29
* llvm-config: Replace with C++ version (was llvm-config-2).Daniel Dunbar2011-11-29
* Add another missing pattern. llvm-gcc likes f64 but clang likes i64 so it was...Evan Cheng2011-11-29
* Enable some VST1 tests and add a few more.Jim Grosbach2011-11-29
* ARM assembly parsing and encoding for three-register VST1.Jim Grosbach2011-11-29
* Make X86::FsFLD0SS / FsFLD0SD real pseudo-instructions.Jakob Stoklund Olesen2011-11-29
* Potential bug in RewriteLoopBodyWithConditionConstant: use iterator should no...Stepan Dyatkovskiy2011-11-29