index
:
llvm
embtk-support-master
embtk-support-release-3.2
embtk-support-release-3.3
embtk-support-release-3.4
master
release-3.2
release-3.4
Unofficial llvm GIT mirror used in EmbToolkit
Git daemon user
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
/
CodeGen
/
ScheduleDAGInstrs.cpp
Commit message (
Expand
)
Author
Age
...
*
misched: better alias analysis.
Andrew Trick
2012-11-28
*
Fix indeterminism in MI scheduler DAG construction.
Sergei Larin
2012-11-15
*
misched: Infrastructure for weak DAG edges.
Andrew Trick
2012-11-12
*
ScheduleDAG interface. Added OrderKind to distinguish nonregister dependencies.
Andrew Trick
2012-11-06
*
[inline asm] Implement mayLoad and mayStore for inline assembly. In general,
Chad Rosier
2012-10-30
*
This patch addresses a problem with the Post RA scheduler generating an
Preston Gurd
2012-10-29
*
Fix typo in comment.
Nick Lewycky
2012-10-26
*
misched: ILP scheduler for experimental heuristics.
Andrew Trick
2012-10-15
*
misched: Use the TargetSchedModel interface wherever possible.
Andrew Trick
2012-10-10
*
misched: Remove LoopDependencies heuristic.
Andrew Trick
2012-10-09
*
misched: remove the unused getSpecialAddressLatency hook.
Andrew Trick
2012-10-08
*
misched: remove forceUnitLatencies. Defaults are handled by the default Sched...
Andrew Trick
2012-10-08
*
misched: Make ScheduleDAGInstrs use the TargetSchedule interface.
Andrew Trick
2012-09-18
*
Release build: guard dump functions with
Manman Ren
2012-09-11
*
Release build: guard dump functions with "ifndef NDEBUG"
Manman Ren
2012-09-06
*
Rename hasVolatileMemoryRef() to hasOrderedMemoryRef().
Jakob Stoklund Olesen
2012-08-29
*
Simplify the computeOperandLatency API.
Andrew Trick
2012-08-23
*
Use the latest MachineRegisterInfo APIs. No functionality.
Andrew Trick
2012-07-30
*
Reenable a basic SSA DAG builder optimization.
Andrew Trick
2012-07-28
*
misched: disable SSA check pending PR13112.
Andrew Trick
2012-06-14
*
sched: fix latency of memory dependence chain edges for consistency.
Andrew Trick
2012-06-13
*
Move RegisterPressure.h.
Andrew Trick
2012-06-06
*
Remove unused private fields found by clang's new -Wunused-private-field.
Benjamin Kramer
2012-06-06
*
misched: API for minimum vs. expected latency.
Andrew Trick
2012-06-05
*
Switch all register list clients to the new MC*Iterator interface.
Jakob Stoklund Olesen
2012-06-01
*
Use LiveRangeQuery in ScheduleDAGInstrs.
Jakob Stoklund Olesen
2012-05-20
*
Add -enable-aa-sched-mi, off by default, for AliasAnalysis inside MachineSche...
Andrew Trick
2012-05-15
*
misched: DAG builder must special case earlyclobber
Andrew Trick
2012-04-24
*
misched: DAG builder support for tracking register pressure within the curren...
Andrew Trick
2012-04-24
*
New and improved comment.
Andrew Trick
2012-04-20
*
SparseSet: Add support for key-derived indexes and arbitrary key types.
Andrew Trick
2012-04-20
*
misched: initialize BB
Andrew Trick
2012-04-20
*
misched: Added CanHandleTerminators.
Andrew Trick
2012-04-13
*
ScheduleDAGInstrs: When adding uses we add them into a set that's empty at th...
Benjamin Kramer
2012-03-16
*
misched: add DAG edges from vreg defs to ExitSU.
Andrew Trick
2012-03-16
*
misched: implemented a framework for top-down or bottom-up scheduling.
Andrew Trick
2012-03-14
*
misched interface: rename Begin/End to RegionBegin/RegionEnd since they are n...
Andrew Trick
2012-03-09
*
misched prep: Expose the ScheduleDAGInstrs interface so targets may
Andrew Trick
2012-03-07
*
misched prep: Comment the ScheduleDAGInstrs interface.
Andrew Trick
2012-03-07
*
misched prep: Cleanup ScheduleDAGInstrs interface.
Andrew Trick
2012-03-07
*
misched prep: rename InsertPos to End.
Andrew Trick
2012-03-07
*
misched preparation: rename core scheduler methods for consistency.
Andrew Trick
2012-03-07
*
misched preparation: clarify ScheduleDAG and ScheduleDAGInstrs roles.
Andrew Trick
2012-03-07
*
misched preparation: modularize schedule emission.
Andrew Trick
2012-03-07
*
Cleanup in preparation for misched: Move DAG visualization logic.
Andrew Trick
2012-03-07
*
Use uint16_t to store register overlaps to reduce static data.
Craig Topper
2012-03-04
*
PostRA sched: speed up physreg tracking by not abusing SparseSet.
Andrew Trick
2012-02-24
*
misched: cleanup reaching def computation
Andrew Trick
2012-02-23
*
PostRASched: Convert physreg def/use tracking to Jakob's SparseSet.
Andrew Trick
2012-02-23
*
Don't compute latencies for regmask operands.
Jakob Stoklund Olesen
2012-02-22
[prev]
[next]