summaryrefslogtreecommitdiff
path: root/lib/Target/Mips
Commit message (Expand)AuthorAge
...
* implement setXX patternsReed Kotler2012-10-23
* [mips] Use 64-bit registers to return an sret pointer if target ABI is N64.Akira Hatanaka2012-10-19
* [mips] Add code to do tail call optimization.Akira Hatanaka2012-10-19
* [mips] Fix TAILCALL's operand node type.Akira Hatanaka2012-10-19
* [mips] Delete MipsFunctionInfo::MaxCallFrameSize which is no longer used.Akira Hatanaka2012-10-19
* [mips] Add tail call instructions.Akira Hatanaka2012-10-19
* [mips] Make the branch nodes used in jump instructions a template parameter.Akira Hatanaka2012-10-19
* Add node and enum for mips tail call.Akira Hatanaka2012-10-19
* Reapply the TargerTransformInfo changes, minus the changes to LSR and Lowerin...Nadav Rotem2012-10-18
* Temporarily revert the TargetTransform changes.Bob Wilson2012-10-18
* Add conditional branch instructions and their patterns.Reed Kotler2012-10-17
* [ms-inline asm] Remove the MatchInstruction() function. Previously, this wasChad Rosier2012-10-13
* [ms-inline asm] Use the new API introduced in r165830 in lieu of theChad Rosier2012-10-12
* Div, Rem int/unsigned int Reed Kotler2012-10-12
* Expose move to/from coprocessor instructions in MIPS64 mode.David Chisnall2012-10-11
* Add getters for the MIPS TargetTransform classesNadav Rotem2012-10-10
* Remove unused member variable introduced in r165665.David Blaikie2012-10-10
* Add a new interface to allow IR-level passes to access codegen-specific infor...Nadav Rotem2012-10-10
* Reorder some parts of the td file to by in alphabetical orderReed Kotler2012-10-10
* Implement MipsTargetLowering::CanLowerReturn.Akira Hatanaka2012-10-10
* Initial assembler implementation of Mips load address macroJack Carter2012-10-09
* Improvements to MIPS64 assembler:David Chisnall2012-10-09
* Move TargetData to DataLayout.Micah Villmow2012-10-08
* Adding support for instructions mfc0, mfc2, mtc0, mtc2Jack Carter2012-10-06
* Minor changes based on post commit review:Jack Carter2012-10-06
* Minor changes based on post commit review:Jack Carter2012-10-05
* [ms-inline asm] Add a few typedefs to simplify future changes.Chad Rosier2012-10-05
* Patch for integer multiply, signed/unsigned, long/long long.Reed Kotler2012-10-05
* Implement methods that enable expansion of load immediate Jack Carter2012-10-04
* This patch is a partial implementation of mips .set assembler directive. Dire...Jack Carter2012-10-04
* This patch moves from using a hard coded number (4) Jack Carter2012-10-03
* The mips 64bit instructions DSLL, DSRA, DSRL, DEXT and DINS get transformed b...Jack Carter2012-10-02
* [ms-inline asm] Add the convertToMapAndConstraints() function that is used toChad Rosier2012-10-01
* MIPS DSP: other miscellaneous instructions.Akira Hatanaka2012-09-28
* MIPS DSP: ADDUH.QB instruction sub-class.Akira Hatanaka2012-09-28
* 1. Add load/store words from the stackReed Kotler2012-09-28
* MIPS DSP: ABSQ_S.PH instruction sub-class.Akira Hatanaka2012-09-27
* MIPS DSP: SHLL.QB instruction sub-class.Akira Hatanaka2012-09-27
* MIPS DSP: rddsp (instruction which reads DSPControl register fields to a GPR).Akira Hatanaka2012-09-27
* MIPS DSP: CMPU.EQ.QB instruction sub-class.Akira Hatanaka2012-09-27
* MIPS DSP: ADDU.QB instruction sub-class.Akira Hatanaka2012-09-27
* MIPS DSP: Branch on Greater Than or Equal To Value 32 in DSPControl Pos Field...Akira Hatanaka2012-09-27
* MIPS DSP: all the remaining instructions which read or write accumulators.Akira Hatanaka2012-09-27
* MIPS DSP: add support for extract-word instructions.Akira Hatanaka2012-09-27
* MIPS DSP: add functions which decode DSP and accumulator registers.Akira Hatanaka2012-09-27
* MIPS DSP: add code necessary for pseudo instruction lowering.Akira Hatanaka2012-09-27
* MIPS DSP: add bitcast patterns between vectors and int.Akira Hatanaka2012-09-27
* MIPS DSP: add vector load/store patterns.Akira Hatanaka2012-09-27
* Add case clauses for returning dsp accumulator encoding values in functionAkira Hatanaka2012-09-26
* Add DSP accumulator registers and register class. Remove hi/lo registers.Akira Hatanaka2012-09-26