summaryrefslogtreecommitdiff
path: root/lib/Target
Commit message (Expand)AuthorAge
* Merging r181706:Bill Wendling2013-05-17
* Merging r181529:Bill Wendling2013-05-16
* Merging r181540:Bill Wendling2013-05-16
* Merging r181580:Bill Wendling2013-05-16
* Merging r181579:Bill Wendling2013-05-16
* Merging r181578:Bill Wendling2013-05-16
* Merging r181577:Bill Wendling2013-05-16
* Merging r181576:Bill Wendling2013-05-16
* Merging r181792:Bill Wendling2013-05-16
* Merging r181842:Bill Wendling2013-05-15
* Merging r181450:Bill Wendling2013-05-14
* Merging r181800:Bill Wendling2013-05-14
* Merging r181423:Bill Wendling2013-05-09
* Merge of r181312Richard Sandiford2013-05-08
* Merging r181313:Bill Wendling2013-05-08
* R600/SI: Add intrinsic for MIMG IMAGE_GET_RESINFO opcodeTom Stellard2013-05-06
* R600/SI: Handle arbitrary destination type in SITargetLowering::adjustWritemaskTom Stellard2013-05-06
* R600/SI: Add intrinsic for texture image loadingTom Stellard2013-05-06
* R600/SI: Add pattern for uint_to_fpTom Stellard2013-05-06
* R600/SI: Add patterns for integer maxima / minimaTom Stellard2013-05-06
* R600/SI: Add pattern for AMDGPU.trunc intrinsicTom Stellard2013-05-06
* Print IR from Hexagon MI passes with -print-before/after-all.Krzysztof Parzyszek2013-05-06
* Cleanup of the HexagonTargetMachine setup.Krzysztof Parzyszek2013-05-06
* Hexagon: Add multiclass/encoding bits for the New-Value Jump instructions.Jyotsna Verma2013-05-06
* Make references to HexagonTargetMachine "const".Krzysztof Parzyszek2013-05-06
* R600: Remove dead code from the CodeEmitter v2Tom Stellard2013-05-06
* R600: Emit config values in register / value pairsTom Stellard2013-05-06
* R600: Stop emitting the instruction type byte before each instructionTom Stellard2013-05-06
* R600: Emit ISA for CALL_FS_* instructionsTom Stellard2013-05-06
* [SystemZ] Add back endUlrich Weigand2013-05-06
* [PowerPC] Fix memory corruption in AsmParserUlrich Weigand2013-05-06
* ARM AnalyzeBranch should conservatively return true when it sees a predicatedEvan Cheng2013-05-05
* [XCore] Add LDAPB instructions.Richard Osborne2013-05-05
* [XCore] Update LDAP to use pcrel_imm.Richard Osborne2013-05-05
* [XCore] Rename calltarget -> pcrel_imm.Richard Osborne2013-05-05
* [XCore] Add BLRB instructions.Richard Osborne2013-05-05
* [XCore] Remove '-' from back branch asm syntax.Richard Osborne2013-05-05
* For ARM backend, fixed "byval" attribute support.Stepan Dyatkovskiy2013-05-05
* Remove a recently redundant transform from X86ISelLowering.David Majnemer2013-05-05
* Add ArrayRef constructor from None, and do the cleanups that this constructor...Dmitri Gribenko2013-05-05
* whitespaceNadav Rotem2013-05-04
* Fix an odd comment.Nadav Rotem2013-05-04
* AArch64: enable MCJIT and tests now that everything passes.Tim Northover2013-05-04
* AArch64: implement first relocation required for MCJITTim Northover2013-05-04
* Build system changes to enable MCJIT on AArch64Tim Northover2013-05-04
* Fix buildbot failure on 64 bit linux due to std::max() having differentRichard Osborne2013-05-04
* [XCore] Remove unused operand type.Richard Osborne2013-05-04
* [XCore] Make use of the target independent global address offset folding.Richard Osborne2013-05-04
* [XCore] Simplify code that checks for an aligned base plus a constant.Richard Osborne2013-05-04
* [XCore] Move lowering of thread local storage to a separate pass.Richard Osborne2013-05-04