summaryrefslogtreecommitdiff
path: root/lib/Target
Commit message (Expand)AuthorAge
...
* Merging r195679:Bill Wendling2013-11-26
* Merging r195591:Bill Wendling2013-11-25
* Merging r195330:Bill Wendling2013-11-25
* Merging r195327:Bill Wendling2013-11-25
* Merging r195514:Bill Wendling2013-11-25
* Merging r195491:Bill Wendling2013-11-25
* Merging r195476:Bill Wendling2013-11-25
* Merging r195432:Bill Wendling2013-11-25
* Merging r195439:Bill Wendling2013-11-22
* Merging r195473:Richard Sandiford2013-11-22
* Merging r195423:Bill Wendling2013-11-22
* Merging r195421:Bill Wendling2013-11-22
* Merging r195399:Bill Wendling2013-11-22
* Merging r195339:Bill Wendling2013-11-21
* Merging r195317:Bill Wendling2013-11-21
* Merging r195272:Bill Wendling2013-11-21
* Merging r195318:Bill Wendling2013-11-21
* Merging r195152:Bill Wendling2013-11-20
* Merging r195129:Bill Wendling2013-11-20
* Merging r195094:Bill Wendling2013-11-19
* Merging r195093:Bill Wendling2013-11-19
* Implement AArch64 neon instructions class SIMD lsone and SIMD lone-post.Hao Liu2013-11-19
* Remove unused special member functions and reformat.Eric Christopher2013-11-19
* Fix previous commit and fully remove variable.Eric Christopher2013-11-19
* Remove unused variable.Eric Christopher2013-11-19
* Implement AArch64 SISD intrinsics for vget_high and vget_low.Jiangning Liu2013-11-19
* implement MC layer of AArch64 neon instruction PMULL and PMULL2 with 128 bit ...Kevin Qin2013-11-19
* Add predicate for AArch64 crypto instructions.Jiangning Liu2013-11-19
* [Mips] Support for MicroMips STO refactoring.Jack Carter2013-11-19
* [weak vtables] Remove a bunch of weak vtablesJuergen Ributzka2013-11-19
* [Mips] MipsTargetStreamer refactoring.Jack Carter2013-11-18
* Revert "COFF: Emit all MCSymbols rather than filtering out some of them"Reid Kleckner2013-11-18
* R600/SI: Fix moveToVALU when the first operand is VSrc.Matt Arsenault2013-11-18
* R600/SI: Fix multiple SGPR reads when using VCC.Matt Arsenault2013-11-18
* R600/SI: Implement add i64, but do not yet enable.Matt Arsenault2013-11-18
* R600/SI: Specify SSrc operandsMatt Arsenault2013-11-18
* R600/SI: addc / adde i32 are legalMatt Arsenault2013-11-18
* R600/SI: Match addc to S_ADD_U32.Matt Arsenault2013-11-18
* R600/SI: Match adde/sube to S_ADDC_U32/S_SUBB_U32Matt Arsenault2013-11-18
* R600/SI: Specify S_ADD/S_SUB set SCC and add is commutableMatt Arsenault2013-11-18
* R600/SI: Move patterns to match add / sub to scalar instructionsMatt Arsenault2013-11-18
* R600/SI: Fix extra defs of VCC / SCC.Matt Arsenault2013-11-18
* R600: Enable the IR structurizer by defaultTom Stellard2013-11-18
* R600: Fix a crash in the AMDILCFGStrucurizerTom Stellard2013-11-18
* R600: Add a SubtargetFeatture for disabling the ifcvt pass.Tom Stellard2013-11-18
* R600: Use lower-case for EnableIRStructurizer featureTom Stellard2013-11-18
* R600/SI: Fix illegal VGPR->SGPR copy inside of loopTom Stellard2013-11-18
* R600/SI: Fix another case of illegal VGPR->SGPR copyTom Stellard2013-11-18
* [mips] Fix 'ran out of registers' in MIPS32 with FP64 when generating code fo...Daniel Sanders2013-11-18
* [mips][msa] Update encoding of bnz.v (typo).Matheus Almeida2013-11-18
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-15 12:07:18 +0000