summaryrefslogtreecommitdiff
path: root/test/CodeGen/AArch64
Commit message (Expand)AuthorAge
...
* ARM64: enable more regression tests from AArch64Tim Northover2014-04-14
* ARM64: add support for AArch64's addsub_ext.llTim Northover2014-04-14
* ARM64: optimise (cmp x, (sub 0, y)) to (cmn x, y).Tim Northover2014-04-14
* ARM64: start porting regression test suite from AArch64Tim Northover2014-04-14
* [AArch64] Implement the isZExtFree APIs.Chad Rosier2014-04-09
* [AArch64] Implement the isTruncateFree API.Chad Rosier2014-04-09
* [AArch64] Lower SHL_PARTS, SRA_PARTS and SRL_PARTSLogan Chien2014-03-27
* AArch64_BE Elf support for MC-JIT runtime dynamic linkerChristian Pirker2014-03-26
* AArch64_BE function argument passing for ARM ABIChristian Pirker2014-03-26
* Register Allocator: check other options before using a CSR for the first time.Manman Ren2014-03-25
* [AArch64] Add SchedRW lists to NEON instructions.Chad Rosier2014-03-21
* [AArch64] Remove .data_region directive from AArch64.Kevin Qin2014-03-21
* Make DAGCombiner work on vector bitshifts with constant splat vectors.Matt Arsenault2014-03-17
* IR: add a second ordering operand to cmpxhg for failureTim Northover2014-03-11
* Fix undefined behavior in vector shift tests.Matt Arsenault2014-03-11
* AArch64: fix LowerCONCAT_VECTORS for new CodeGen.Tim Northover2014-03-10
* Replace PROLOG_LABEL with a new CFI_INSTRUCTION.Rafael Espindola2014-03-07
* [AArch64] This is a work in progress to provide a machine descriptionChad Rosier2014-03-06
* Revert "[AArch64] This is a work in progress to provide a machine description"Chad Rosier2014-03-04
* [AArch64] This is a work in progress to provide a machine descriptionChad Rosier2014-03-03
* AArch64: simplify tbl/tbx polymorphismTim Northover2014-02-26
* [AArch64] Add register constraints to avoid generating STLXR and STXR with un...Kevin Qin2014-02-21
* AArch64: __va_list.__stack must be 8-byte alignedOliver Stannard2014-02-20
* [AArch64] Expanded sin, cos, pow with FP vector types inputsAna Pazos2014-02-18
* Fix a typo about lowering AArch64 va_copy.Jiangning Liu2014-02-18
* Fix broken CHECK linesNico Rieck2014-02-16
* [AArch64 NEON] Fix a bug to avoid using floating type as condition type in lo...Kevin Qin2014-02-14
* [AArch64]Fix the assertion failure caused by "v1i1 SETCC" DAG node.Hao Liu2014-02-14
* Specify a triple. MachO AArch64 support is missing.Rafael Espindola2014-02-13
* Re-commit: Demote EmitRawText call in AsmPrinter::EmitInlineAsm() and remove ...Daniel Sanders2014-02-13
* llvm/test/CodeGen/AArch64/cpus.ll: Tweak to use -mtriple=aarch64-unknown-unkn...NAKAMURA Takumi2014-02-13
* Add Cortex-A53 and Cortex-A57 cores to the AArch64 backendOliver Stannard2014-02-13
* [AArch64]Fix the problems that can't select mul/add/sub of v1i8/v1i16/v1i32 t...Hao Liu2014-02-13
* [AArch64]Add support for spilling FPR8/FPR16.Hao Liu2014-02-13
* Revert r201237+r201238: Demote EmitRawText call in AsmPrinter::EmitInlineAsm(...Daniel Sanders2014-02-12
* Demote EmitRawText call in AsmPrinter::EmitInlineAsm() and remove hasRawTextS...Daniel Sanders2014-02-12
* [AArch64]Implement the copy of two FPR8 registers by using FMOVss of two FPR3...Hao Liu2014-02-10
* ARM & AArch64: merge NEON absolute compare intrinsicsTim Northover2014-02-04
* AArch64 & ARM: refactor crypto intrinsics to take scalarsTim Northover2014-02-03
* [AArch64] Custom lower concat_vector patterns with v4i16, v4i32, v8i8, v8i16,...Chad Rosier2014-01-30
* [AArch64 NEON] Lower SELECT_CC with vector operand.Kevin Qin2014-01-29
* [AArch64 NEON] Try to generate CONCAT_VECTOR when lowering BUILD_VECTOR or SH...Kevin Qin2014-01-27
* Revert r199791.Kevin Qin2014-01-27
* Improve pattern match from v1i8 to v1i32 for AArch64 Neon.Jiangning Liu2014-01-26
* Implement pattern match from v1xx to v1xx for AArch64 Neon.Jiangning Liu2014-01-26
* [AArch64 NEON] Add patterns for concat_vector on v2i32.Kevin Qin2014-01-26
* [AArch64 NEON] Add test case for vector FP_ROUND.Kevin Qin2014-01-26
* [AArch64] Removed unused i8 type from FPR8 register class.Ana Pazos2014-01-24
* [AArch64 NEON] Fix a bug in implementing register copy bwtween FPR16.Kevin Qin2014-01-24
* [AArch64] Added vselect patterns with float and double typesAna Pazos2014-01-23