summaryrefslogtreecommitdiff
path: root/test/CodeGen/R600
Commit message (Expand)AuthorAge
* Merging r203818:Tom Stellard2014-03-24
* Merging r201097:Tom Stellard2014-03-24
* Merging r200830:Tom Stellard2014-03-24
* Merging r200743:Tom Stellard2014-03-24
* Merging r200283:Tom Stellard2014-03-24
* Merging r199918:Tom Stellard2014-03-24
* Merging r199917:Tom Stellard2014-03-24
* Merging r202336:Tom Stellard2014-03-24
* Merging r200196:Tom Stellard2014-03-24
* Merging r200195:Tom Stellard2014-03-24
* Merging r195881:Bill Wendling2013-12-01
* Merging r195879:Bill Wendling2013-12-01
* Merging r195878:Bill Wendling2013-12-01
* Merging r195514:Bill Wendling2013-11-25
* Merging r195398:Bill Wendling2013-11-22
* R600/SI: Fix moveToVALU when the first operand is VSrc.Matt Arsenault2013-11-18
* R600/SI: Fix multiple SGPR reads when using VCC.Matt Arsenault2013-11-18
* R600/SI: Implement add i64, but do not yet enable.Matt Arsenault2013-11-18
* R600/SI: Move patterns to match add / sub to scalar instructionsMatt Arsenault2013-11-18
* R600: Enable the IR structurizer by defaultTom Stellard2013-11-18
* R600: Fix a crash in the AMDILCFGStrucurizerTom Stellard2013-11-18
* R600/SI: Fix illegal VGPR->SGPR copy inside of loopTom Stellard2013-11-18
* R600/SI: Fix another case of illegal VGPR->SGPR copyTom Stellard2013-11-18
* Use right address space pointer sizeMatt Arsenault2013-11-17
* Fix assert on unaligned access to global with different address space size.Matt Arsenault2013-11-16
* Fix codegen for null different sized pointer.Matt Arsenault2013-11-16
* R600: Make dot_4 instructions predicableVincent Lejeune2013-11-16
* R600/SI: Add VReg_96 register class to SIRegisterInfo::hasVGPRs()Tom Stellard2013-11-15
* Add target hook to prevent folding some bitcasted loads.Matt Arsenault2013-11-15
* R600: Fix scheduling of instructions that use the LDS output queueTom Stellard2013-11-15
* R600/SI: Add testcase for problem I ran intoMatt Arsenault2013-11-14
* R600/SI: Add support for private address space load/storeTom Stellard2013-11-13
* R600/SI: Prefer SALU instructions for bit shift operationsTom Stellard2013-11-13
* R600: Fix selection failure on EXTLOADMatt Arsenault2013-11-13
* R600/SI: Change formatting of printed registers.Matt Arsenault2013-11-12
* R600/SI: Add test that fails due to requiring i64 mul for pointersMatt Arsenault2013-11-11
* R600: Use function inputs to represent data stored in gprVincent Lejeune2013-11-11
* R600: Fix LowerUDIVREMVincent Lejeune2013-11-06
* Fix CodeGen for unaligned loads with address spacesMatt Arsenault2013-10-30
* R600: Custom lower f32 = uint_to_fp i64Tom Stellard2013-10-30
* R600/SI: Add compute support for CI v2Tom Stellard2013-10-29
* R600: Expand vector FSQRT opsTom Stellard2013-10-29
* R600/SI: fix MIMG writemask adjustementTom Stellard2013-10-23
* R600: Fix handling of vector kernel argumentsTom Stellard2013-10-23
* R600/SI: Add support for i64 bitwise orTom Stellard2013-10-23
* R600/SI: Use S_LOAD_DWORD instructions for v8i32 and v16i32Tom Stellard2013-10-23
* R600: Simplify handling of private address spaceTom Stellard2013-10-22
* Fix CodeGen for vectors of pointers with address spaces.Matt Arsenault2013-10-21
* Fix CodeGen for different size address space GEPsMatt Arsenault2013-10-21
* R600: Fix a crash in the AMDILCFGStructurizerTom Stellard2013-10-16