summaryrefslogtreecommitdiff
path: root/test/CodeGen
Commit message (Expand)AuthorAge
...
* Merging r195094:Bill Wendling2013-11-19
* Implement AArch64 neon instructions class SIMD lsone and SIMD lone-post.Hao Liu2013-11-19
* Implement AArch64 SISD intrinsics for vget_high and vget_low.Jiangning Liu2013-11-19
* Add predicate for AArch64 crypto instructions.Jiangning Liu2013-11-19
* R600/SI: Fix moveToVALU when the first operand is VSrc.Matt Arsenault2013-11-18
* R600/SI: Fix multiple SGPR reads when using VCC.Matt Arsenault2013-11-18
* R600/SI: Implement add i64, but do not yet enable.Matt Arsenault2013-11-18
* R600/SI: Move patterns to match add / sub to scalar instructionsMatt Arsenault2013-11-18
* R600: Enable the IR structurizer by defaultTom Stellard2013-11-18
* R600: Fix a crash in the AMDILCFGStrucurizerTom Stellard2013-11-18
* R600/SI: Fix illegal VGPR->SGPR copy inside of loopTom Stellard2013-11-18
* R600/SI: Fix another case of illegal VGPR->SGPR copyTom Stellard2013-11-18
* [PR17978] Mark two ARM/fast-isel tests as XFAIL:vg_leak due to GV.NAKAMURA Takumi2013-11-18
* [mips] Fix 'ran out of registers' in MIPS32 with FP64 when generating code fo...Daniel Sanders2013-11-18
* Implement the newly added ACLE functions for ld1/st1 with 2/3/4 vectors.Hao Liu2013-11-18
* Testcase for PR17964Bill Wendling2013-11-17
* DAGCombiner: Partially revert r192795, getNOT was fixed not to create illegal...Benjamin Kramer2013-11-17
* Added a size field to the stack map record to handle subregister spills.Andrew Trick2013-11-17
* Use right address space pointer sizeMatt Arsenault2013-11-17
* Fix assert on unaligned access to global with different address space size.Matt Arsenault2013-11-16
* Fix codegen for null different sized pointer.Matt Arsenault2013-11-16
* R600: Make dot_4 instructions predicableVincent Lejeune2013-11-16
* Implemented aarch64 Neon scalar vmulx_lane intrinsicsAna Pazos2013-11-15
* [AArch64] Fix the scalar NEON ACLE functions so that they return float/doubleChad Rosier2013-11-15
* Avoid illegal integer promotion in fastiselBob Wilson2013-11-15
* R600/SI: Add VReg_96 register class to SIRegisterInfo::hasVGPRs()Tom Stellard2013-11-15
* [mips][msa] Merge basic_operations_little.ll into basic_operations.ll.Daniel Sanders2013-11-15
* Add AVX512 unmasked FMA intrinsics and support.Cameron McInally2013-11-15
* Fix illegal DAG produced by SelectionDAG::getConstant() for v2i64 typeDaniel Sanders2013-11-15
* [NVPTX] Fix handling of indirect callsJustin Holewinski2013-11-15
* [mips][msa] Build all the tests in little and big endian modes and correct an...Daniel Sanders2013-11-15
* Redirect unused test case output to /dev/nullAlexey Samsonov2013-11-15
* Platform proof a test case.Andrew Trick2013-11-15
* Add target hook to prevent folding some bitcasted loads.Matt Arsenault2013-11-15
* Make all the conditional Mips 16 branches get initially set for theReed Kotler2013-11-15
* Add addrspacecast instruction.Matt Arsenault2013-11-15
* R600: Fix scheduling of instructions that use the LDS output queueTom Stellard2013-11-15
* Simplify testcase.Eric Christopher2013-11-14
* ARM: produce friendly error for invalid inline asmTim Northover2013-11-14
* Add a triple and switch test to FileCheck.Rafael Espindola2013-11-14
* Error if we see an alias to a declaration.Rafael Espindola2013-11-14
* AVX-512: Handled extractelement from mask vector;Elena Demikhovsky2013-11-14
* R600/SI: Add testcase for problem I ran intoMatt Arsenault2013-11-14
* Minor extension to llvm.experimental.patchpoint: don't require a call.Andrew Trick2013-11-14
* Add test case for AArch64 NEON instruction set misc.Kevin Qin2013-11-14
* Don't mangle \n and "Rafael Espindola2013-11-14
* Implement aarch64 neon instruction class SIMD misc.Kevin Qin2013-11-14
* Implement AArch64 NEON instruction set AdvSIMD (table).Jiangning Liu2013-11-14
* Take care of long short branch immediate instructions for mips16 inReed Kotler2013-11-13
* R600/SI: Add support for private address space load/storeTom Stellard2013-11-13
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-18 09:43:55 +0000