test/CodeGen/Mips/2008-08-07-CC.ll


1
2
3
4
5
6
7
8
9
10
11
12

; RUN: llc < %s -march=mips
; Mips must ignore fastcc

target datalayout =
"e-p:32:32:32-i1:8:8-i8:8:32-i16:16:32-i32:32:32-i64:32:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64"
target triple = "mipsallegrexel-psp-elf"

define internal fastcc i32 @A(i32 %u) nounwind  {
entry:
  ret i32 %u 
}