1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
|
; Test 32-bit floating-point stores.
;
; RUN: llc < %s -mtriple=s390x-linux-gnu | FileCheck %s
; Test the low end of the STE range.
define void @f1(float *%ptr, float %val) {
; CHECK: f1:
; CHECK: ste %f0, 0(%r2)
; CHECK: br %r14
store float %val, float *%ptr
ret void
}
; Test the high end of the STE range.
define void @f2(float *%src, float %val) {
; CHECK: f2:
; CHECK: ste %f0, 4092(%r2)
; CHECK: br %r14
%ptr = getelementptr float *%src, i64 1023
store float %val, float *%ptr
ret void
}
; Check the next word up, which should use STEY instead of STE.
define void @f3(float *%src, float %val) {
; CHECK: f3:
; CHECK: stey %f0, 4096(%r2)
; CHECK: br %r14
%ptr = getelementptr float *%src, i64 1024
store float %val, float *%ptr
ret void
}
; Check the high end of the aligned STEY range.
define void @f4(float *%src, float %val) {
; CHECK: f4:
; CHECK: stey %f0, 524284(%r2)
; CHECK: br %r14
%ptr = getelementptr float *%src, i64 131071
store float %val, float *%ptr
ret void
}
; Check the next word up, which needs separate address logic.
; Other sequences besides this one would be OK.
define void @f5(float *%src, float %val) {
; CHECK: f5:
; CHECK: agfi %r2, 524288
; CHECK: ste %f0, 0(%r2)
; CHECK: br %r14
%ptr = getelementptr float *%src, i64 131072
store float %val, float *%ptr
ret void
}
; Check the high end of the negative aligned STEY range.
define void @f6(float *%src, float %val) {
; CHECK: f6:
; CHECK: stey %f0, -4(%r2)
; CHECK: br %r14
%ptr = getelementptr float *%src, i64 -1
store float %val, float *%ptr
ret void
}
; Check the low end of the STEY range.
define void @f7(float *%src, float %val) {
; CHECK: f7:
; CHECK: stey %f0, -524288(%r2)
; CHECK: br %r14
%ptr = getelementptr float *%src, i64 -131072
store float %val, float *%ptr
ret void
}
; Check the next word down, which needs separate address logic.
; Other sequences besides this one would be OK.
define void @f8(float *%src, float %val) {
; CHECK: f8:
; CHECK: agfi %r2, -524292
; CHECK: ste %f0, 0(%r2)
; CHECK: br %r14
%ptr = getelementptr float *%src, i64 -131073
store float %val, float *%ptr
ret void
}
; Check that STE allows an index.
define void @f9(i64 %src, i64 %index, float %val) {
; CHECK: f9:
; CHECK: ste %f0, 4092({{%r3,%r2|%r2,%r3}})
; CHECK: br %r14
%add1 = add i64 %src, %index
%add2 = add i64 %add1, 4092
%ptr = inttoptr i64 %add2 to float *
store float %val, float *%ptr
ret void
}
; Check that STEY allows an index.
define void @f10(i64 %src, i64 %index, float %val) {
; CHECK: f10:
; CHECK: stey %f0, 4096({{%r3,%r2|%r2,%r3}})
; CHECK: br %r14
%add1 = add i64 %src, %index
%add2 = add i64 %add1, 4096
%ptr = inttoptr i64 %add2 to float *
store float %val, float *%ptr
ret void
}
|
