summaryrefslogtreecommitdiff
path: root/test/CodeGen/X86/3addr-16bit.ll
blob: fafdfdb74811819840a1605f36a72d47cd5194cf (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
; RUN: llc < %s -mtriple=x86_64-apple-darwin -asm-verbose=false | FileCheck %s -check-prefix=64BIT
; rdar://7329206

; In 32-bit the partial register stall would degrade performance.

define zeroext i16 @t1(i16 zeroext %c, i16 zeroext %k) nounwind ssp {
entry:
; 32BIT-LABEL:     t1:
; 32BIT:     movw 20(%esp), %ax
; 32BIT-NOT: movw %ax, %cx
; 32BIT:     leal 1(%eax), %ecx

; 64BIT-LABEL:     t1:
; 64BIT-NOT: movw %si, %ax
; 64BIT:     leal 1(%rsi), %eax
  %0 = icmp eq i16 %k, %c                         ; <i1> [#uses=1]
  %1 = add i16 %k, 1                              ; <i16> [#uses=3]
  br i1 %0, label %bb, label %bb1

bb:                                               ; preds = %entry
  tail call void @foo(i16 zeroext %1) nounwind
  ret i16 %1

bb1:                                              ; preds = %entry
  ret i16 %1
}

define zeroext i16 @t2(i16 zeroext %c, i16 zeroext %k) nounwind ssp {
entry:
; 32BIT-LABEL:     t2:
; 32BIT:     movw 20(%esp), %ax
; 32BIT-NOT: movw %ax, %cx
; 32BIT:     leal -1(%eax), %ecx

; 64BIT-LABEL:     t2:
; 64BIT-NOT: movw %si, %ax
; 64BIT:     decl %eax
; 64BIT:     movzwl %ax
  %0 = icmp eq i16 %k, %c                         ; <i1> [#uses=1]
  %1 = add i16 %k, -1                             ; <i16> [#uses=3]
  br i1 %0, label %bb, label %bb1

bb:                                               ; preds = %entry
  tail call void @foo(i16 zeroext %1) nounwind
  ret i16 %1

bb1:                                              ; preds = %entry
  ret i16 %1
}

declare void @foo(i16 zeroext)

define zeroext i16 @t3(i16 zeroext %c, i16 zeroext %k) nounwind ssp {
entry:
; 32BIT-LABEL:     t3:
; 32BIT:     movw 20(%esp), %ax
; 32BIT-NOT: movw %ax, %cx
; 32BIT:     leal 2(%eax), %ecx

; 64BIT-LABEL:     t3:
; 64BIT-NOT: movw %si, %ax
; 64BIT:     addl $2, %eax
  %0 = add i16 %k, 2                              ; <i16> [#uses=3]
  %1 = icmp eq i16 %k, %c                         ; <i1> [#uses=1]
  br i1 %1, label %bb, label %bb1

bb:                                               ; preds = %entry
  tail call void @foo(i16 zeroext %0) nounwind
  ret i16 %0

bb1:                                              ; preds = %entry
  ret i16 %0
}

define zeroext i16 @t4(i16 zeroext %c, i16 zeroext %k) nounwind ssp {
entry:
; 32BIT-LABEL:     t4:
; 32BIT:     movw 16(%esp), %ax
; 32BIT:     movw 20(%esp), %cx
; 32BIT-NOT: movw %cx, %dx
; 32BIT:     leal (%ecx,%eax), %edx

; 64BIT-LABEL:     t4:
; 64BIT-NOT: movw %si, %ax
; 64BIT:     addl %edi, %eax
  %0 = add i16 %k, %c                             ; <i16> [#uses=3]
  %1 = icmp eq i16 %k, %c                         ; <i1> [#uses=1]
  br i1 %1, label %bb, label %bb1

bb:                                               ; preds = %entry
  tail call void @foo(i16 zeroext %0) nounwind
  ret i16 %0

bb1:                                              ; preds = %entry
  ret i16 %0
}