summaryrefslogtreecommitdiff
path: root/test/CodeGen/X86/widen_load-0.ll
blob: 4aeec9136d0eee69552c95c95e5b1cb4b8235aad (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
; RUN: llc < %s -o - -mtriple=x86_64-linux -mcpu=corei7 | FileCheck %s
; RUN: llc < %s -o - -mtriple=x86_64-win32 -mcpu=corei7 | FileCheck %s -check-prefix=WIN64
; PR4891

; Both loads should happen before either store.

; CHECK: movd  ({{.*}}), {{.*}}
; CHECK: movd  ({{.*}}), {{.*}}
; CHECK: movd  {{.*}}, ({{.*}})
; CHECK: movd  {{.*}}, ({{.*}})

; WIN64: movd  ({{.*}}), {{.*}}
; WIN64: movd  ({{.*}}), {{.*}}
; WIN64: movd  {{.*}}, ({{.*}})
; WIN64: movd  {{.*}}, ({{.*}})

define void @short2_int_swap(<2 x i16>* nocapture %b, i32* nocapture %c) nounwind {
entry:
  %0 = load <2 x i16>* %b, align 2                ; <<2 x i16>> [#uses=1]
  %1 = load i32* %c, align 4                      ; <i32> [#uses=1]
  %tmp1 = bitcast i32 %1 to <2 x i16>             ; <<2 x i16>> [#uses=1]
  store <2 x i16> %tmp1, <2 x i16>* %b, align 2
  %tmp5 = bitcast <2 x i16> %0 to <1 x i32>       ; <<1 x i32>> [#uses=1]
  %tmp3 = extractelement <1 x i32> %tmp5, i32 0   ; <i32> [#uses=1]
  store i32 %tmp3, i32* %c, align 4
  ret void
}