diff options
author | Vincent Lejeune <vljn@ovi.com> | 2013-10-13 17:56:16 +0000 |
---|---|---|
committer | Vincent Lejeune <vljn@ovi.com> | 2013-10-13 17:56:16 +0000 |
commit | 6a809a8d292ca4aa70cc07ce6b573239f397bb47 (patch) | |
tree | caeb3cb9ee18b561393f7812f1cfc79bf54541d3 | |
parent | f2b3a569ae25dbba264cef93602b4147d2a723d6 (diff) | |
download | llvm-6a809a8d292ca4aa70cc07ce6b573239f397bb47.tar.gz llvm-6a809a8d292ca4aa70cc07ce6b573239f397bb47.tar.bz2 llvm-6a809a8d292ca4aa70cc07ce6b573239f397bb47.tar.xz |
R600/SI: Support byval arguments
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@192555 91177308-0d34-0410-b5e6-96231b3b80d8
-rw-r--r-- | lib/Target/R600/AMDGPUCallingConv.td | 7 | ||||
-rw-r--r-- | lib/Target/R600/SIISelLowering.cpp | 3 |
2 files changed, 8 insertions, 2 deletions
diff --git a/lib/Target/R600/AMDGPUCallingConv.td b/lib/Target/R600/AMDGPUCallingConv.td index d26be32609..a194e6d3c8 100644 --- a/lib/Target/R600/AMDGPUCallingConv.td +++ b/lib/Target/R600/AMDGPUCallingConv.td @@ -33,7 +33,12 @@ def CC_SI : CallingConv<[ VGPR8, VGPR9, VGPR10, VGPR11, VGPR12, VGPR13, VGPR14, VGPR15, VGPR16, VGPR17, VGPR18, VGPR19, VGPR20, VGPR21, VGPR22, VGPR23, VGPR24, VGPR25, VGPR26, VGPR27, VGPR28, VGPR29, VGPR30, VGPR31 - ]>>> + ]>>>, + + CCIfByVal<CCIfType<[i64] , CCAssignToRegWithShadow< + [ SGPR0, SGPR2, SGPR4, SGPR6, SGPR8, SGPR10, SGPR12, SGPR14 ], + [ SGPR1, SGPR3, SGPR5, SGPR7, SGPR9, SGPR11, SGPR13, SGPR15 ] + >>> ]>; diff --git a/lib/Target/R600/SIISelLowering.cpp b/lib/Target/R600/SIISelLowering.cpp index 7cd14d5da6..098ca7f06c 100644 --- a/lib/Target/R600/SIISelLowering.cpp +++ b/lib/Target/R600/SIISelLowering.cpp @@ -158,7 +158,8 @@ SDValue SITargetLowering::LowerFormalArguments( const ISD::InputArg &Arg = Ins[i]; // First check if it's a PS input addr - if (Info->ShaderType == ShaderType::PIXEL && !Arg.Flags.isInReg()) { + if (Info->ShaderType == ShaderType::PIXEL && !Arg.Flags.isInReg() && + !Arg.Flags.isByVal()) { assert((PSInputNum <= 15) && "Too many PS inputs!"); |