diff options
| author | Johnny Chen <johnny.chen@apple.com> | 2010-03-01 19:22:00 +0000 |
|---|---|---|
| committer | Johnny Chen <johnny.chen@apple.com> | 2010-03-01 19:22:00 +0000 |
| commit | ad4df4c0da1a0e4b091321e1ffdc7973669e4273 (patch) | |
| tree | a16ac28597c70162c4795bb26b800ab95026e11a | |
| parent | 39ca4ea01a5dd02ccef3e7f1742aa45a4610a936 (diff) | |
| download | llvm-ad4df4c0da1a0e4b091321e1ffdc7973669e4273.tar.gz llvm-ad4df4c0da1a0e4b091321e1ffdc7973669e4273.tar.bz2 llvm-ad4df4c0da1a0e4b091321e1ffdc7973669e4273.tar.xz | |
Added STRHT for disassembly only and fixed a bug in AI3sthpo class where the W
bit should be set to 0 instead of 1.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@97481 91177308-0d34-0410-b5e6-96231b3b80d8
| -rw-r--r-- | lib/Target/ARM/ARMInstrFormats.td | 2 | ||||
| -rw-r--r-- | lib/Target/ARM/ARMInstrInfo.td | 10 |
2 files changed, 10 insertions, 2 deletions
diff --git a/lib/Target/ARM/ARMInstrFormats.td b/lib/Target/ARM/ARMInstrFormats.td index 7b5a1e3a7e..76595fa295 100644 --- a/lib/Target/ARM/ARMInstrFormats.td +++ b/lib/Target/ARM/ARMInstrFormats.td @@ -815,7 +815,7 @@ class AI3sthpo<dag oops, dag iops, Format f, InstrItinClass itin, let Inst{6} = 0; // S bit let Inst{7} = 1; let Inst{20} = 0; // L bit - let Inst{21} = 1; // W bit + let Inst{21} = 0; // W bit let Inst{24} = 0; // P bit let Inst{27-25} = 0b000; } diff --git a/lib/Target/ARM/ARMInstrInfo.td b/lib/Target/ARM/ARMInstrInfo.td index cd9c2ccce3..cd295d2712 100644 --- a/lib/Target/ARM/ARMInstrInfo.td +++ b/lib/Target/ARM/ARMInstrInfo.td @@ -1260,7 +1260,7 @@ def STRD_POST: AI3stdpo<(outs GPR:$base_wb), "strd", "\t$src1, $src2, [$base], $offset", "$base = $base_wb", []>; -// STRT and STRBT are for disassembly only. +// STRT, STRBT, and STRHT are for disassembly only. def STRT : AI2stwpo<(outs GPR:$base_wb), (ins GPR:$src, GPR:$base,am2offset:$offset), @@ -1278,6 +1278,14 @@ def STRBT : AI2stbpo<(outs GPR:$base_wb), let Inst{21} = 1; // overwrite } +def STRHT: AI3sthpo<(outs GPR:$base_wb), + (ins GPR:$src, GPR:$base,am3offset:$offset), + StMiscFrm, IIC_iStoreru, + "strht", "\t$src, [$base], $offset", "$base = $base_wb", + [/* For disassembly only; pattern left blank */]> { + let Inst{21} = 1; // overwrite +} + //===----------------------------------------------------------------------===// // Load / store multiple Instructions. // |