diff options
| author | Eric Christopher <echristo@apple.com> | 2011-07-16 07:28:35 +0000 |
|---|---|---|
| committer | Eric Christopher <echristo@apple.com> | 2011-07-16 07:28:35 +0000 |
| commit | af37cb53f4c2da6cc15fc994f2f7629b82506fb7 (patch) | |
| tree | e9dbb3cd9c6eb9c247ac49b46ab512e0fc4d69a1 | |
| parent | f9d7fb6b3c45abc64ad52cd8a9a8a7dd5aa9f4bb (diff) | |
| download | llvm-af37cb53f4c2da6cc15fc994f2f7629b82506fb7.tar.gz llvm-af37cb53f4c2da6cc15fc994f2f7629b82506fb7.tar.bz2 llvm-af37cb53f4c2da6cc15fc994f2f7629b82506fb7.tar.xz | |
More minor adjustments.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@135342 91177308-0d34-0410-b5e6-96231b3b80d8
| -rw-r--r-- | test/FrontendC/asm-reg-var-local.c | 20 |
1 files changed, 10 insertions, 10 deletions
diff --git a/test/FrontendC/asm-reg-var-local.c b/test/FrontendC/asm-reg-var-local.c index b908be52c4..e0be10c872 100644 --- a/test/FrontendC/asm-reg-var-local.c +++ b/test/FrontendC/asm-reg-var-local.c @@ -17,16 +17,16 @@ int foo() { // CHECK: store i32 42, i32* %a, align 4 asm volatile("; %0 This asm uses rsi" : : "r"(a)); -// CHECK: %1 = load i32* %a, align 4 -// CHECK: call void asm sideeffect "", "{rsi}"(i32 %1) nounwind -// CHECK: %2 = call i32 asm sideeffect "", "={rsi}"() nounwind -// CHECK: call void asm sideeffect "; $0 This asm uses rsi", "{rsi},~{dirflag},~{fpsr},~{flags}"(i32 %2) +// CHECK: %2 = load i32* %a, align 4 +// CHECK: call void asm sideeffect "", "{rsi}"(i32 %2) nounwind +// CHECK: %3 = call i32 asm sideeffect "", "={rsi}"() nounwind +// CHECK: call void asm sideeffect "; $0 This asm uses rsi", "{rsi},~{dirflag},~{fpsr},~{flags}"(i32 %3) return a; -// CHECK: %3 = load i32* %a, align 4 -// CHECK: call void asm sideeffect "", "{rsi}"(i32 %3) nounwind -// CHECK: %4 = call i32 asm sideeffect "", "={rsi}"() nounwind -// CHECK: store i32 %4, i32* %0, align 4 -// CHECK: %5 = load i32* %0, align 4 -// CHECK: store i32 %5, i32* %retval, align 4 +// CHECK: %4 = load i32* %a, align 4 +// CHECK: call void asm sideeffect "", "{rsi}"(i32 %4) nounwind +// CHECK: %5 = call i32 asm sideeffect "", "={rsi}"() nounwind +// CHECK: store i32 %5, i32* %0, align 4 +// CHECK: %6 = load i32* %0, align 4 +// CHECK: store i32 %6, i32* %retval, align 4 } |