diff options
| author | Evan Cheng <evan.cheng@apple.com> | 2007-10-05 22:31:10 +0000 |
|---|---|---|
| committer | Evan Cheng <evan.cheng@apple.com> | 2007-10-05 22:31:10 +0000 |
| commit | ecf80ac68adf3adca3707dcfc9bf9f02536c27ca (patch) | |
| tree | 109fef03a555ab8eaab7ea2eb8fbb84901ebc046 | |
| parent | 5c4cd0d82e22a50e95a1acffa3364e4f7658ab32 (diff) | |
| download | llvm-ecf80ac68adf3adca3707dcfc9bf9f02536c27ca.tar.gz llvm-ecf80ac68adf3adca3707dcfc9bf9f02536c27ca.tar.bz2 llvm-ecf80ac68adf3adca3707dcfc9bf9f02536c27ca.tar.xz | |
Enable convertToThreeAddress for X86 by default.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@42655 91177308-0d34-0410-b5e6-96231b3b80d8
| -rw-r--r-- | lib/Target/X86/X86InstrInfo.cpp | 9 | ||||
| -rw-r--r-- | test/CodeGen/X86/2006-05-02-InstrSched2.ll | 2 | ||||
| -rw-r--r-- | test/CodeGen/X86/2006-05-11-InstrSched.ll | 2 | ||||
| -rw-r--r-- | test/CodeGen/X86/loop-strength-reduce2.ll | 2 |
4 files changed, 3 insertions, 12 deletions
diff --git a/lib/Target/X86/X86InstrInfo.cpp b/lib/Target/X86/X86InstrInfo.cpp index 8836c9e9cc..235feba9c8 100644 --- a/lib/Target/X86/X86InstrInfo.cpp +++ b/lib/Target/X86/X86InstrInfo.cpp @@ -22,15 +22,8 @@ #include "llvm/CodeGen/LiveVariables.h" #include "llvm/CodeGen/SSARegMap.h" #include "llvm/Target/TargetOptions.h" -#include "llvm/Support/CommandLine.h" using namespace llvm; -namespace { - cl::opt<bool> - EnableConvert3Addr("enable-x86-conv-3-addr", - cl::desc("Enable convertToThreeAddress for X86")); -} - X86InstrInfo::X86InstrInfo(X86TargetMachine &tm) : TargetInstrInfo(X86Insts, array_lengthof(X86Insts)), TM(tm), RI(tm, *this) { @@ -154,8 +147,6 @@ bool X86InstrInfo::isReallyTriviallyReMaterializable(MachineInstr *MI) const { /// hasLiveCondCodeDef - True if MI has a condition code def, e.g. EFLAGS, that /// is not marked dead. static bool hasLiveCondCodeDef(MachineInstr *MI) { - if (!EnableConvert3Addr) - return true; for (unsigned i = 0, e = MI->getNumOperands(); i != e; ++i) { MachineOperand &MO = MI->getOperand(i); if (MO.isRegister() && MO.isDef() && diff --git a/test/CodeGen/X86/2006-05-02-InstrSched2.ll b/test/CodeGen/X86/2006-05-02-InstrSched2.ll index ac37fb110f..e8bcb6973f 100644 --- a/test/CodeGen/X86/2006-05-02-InstrSched2.ll +++ b/test/CodeGen/X86/2006-05-02-InstrSched2.ll @@ -1,5 +1,5 @@ ; RUN: llvm-upgrade < %s | llvm-as | llc -march=x86 -stats |& \ -; RUN: grep asm-printer | grep 16 +; RUN: grep asm-printer | grep 15 void %_ZN9__gnu_cxx9hashtableISt4pairIKPKciES3_NS_4hashIS3_EESt10_Select1stIS5_E5eqstrSaIiEE14find_or_insertERKS5__cond_true456.i(sbyte* %tmp435.i, uint* %tmp449.i.out) { newFuncRoot: diff --git a/test/CodeGen/X86/2006-05-11-InstrSched.ll b/test/CodeGen/X86/2006-05-11-InstrSched.ll index b0bde7df1d..786eed7cbb 100644 --- a/test/CodeGen/X86/2006-05-11-InstrSched.ll +++ b/test/CodeGen/X86/2006-05-11-InstrSched.ll @@ -1,5 +1,5 @@ ; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2 -stats |&\ -; RUN: grep {asm-printer} | grep 33 +; RUN: grep {asm-printer} | grep 32 target datalayout = "e-p:32:32" define void @foo(i32* %mc, i32* %bp, i32* %ms, i32* %xmb, i32* %mpp, i32* %tpmm, i32* %ip, i32* %tpim, i32* %dpp, i32* %tpdm, i32* %bpi, i32 %M) { diff --git a/test/CodeGen/X86/loop-strength-reduce2.ll b/test/CodeGen/X86/loop-strength-reduce2.ll index 7ed394427e..8706b7a074 100644 --- a/test/CodeGen/X86/loop-strength-reduce2.ll +++ b/test/CodeGen/X86/loop-strength-reduce2.ll @@ -1,4 +1,4 @@ -; RUN: llvm-upgrade < %s | llvm-as | llc -mtriple=i686-apple-darwin -relocation-model=pic | not grep lea +; RUN: llvm-upgrade < %s | llvm-as | llc -mtriple=i686-apple-darwin -relocation-model=pic | grep '\$pb' | grep mov ; ; Make sure the PIC label flags2-"L1$pb" is not moved up to the preheader. |