test/CodeGen/ARM/bits.ll


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36

; RUN: llvm-as < %s | llc -march=arm &&
; RUN: llvm-as < %s | llc -march=arm | grep and      | wc -l | grep 1 &&
; RUN: llvm-as < %s | llc -march=arm | grep orr      | wc -l | grep 1 &&
; RUN: llvm-as < %s | llc -march=arm | grep eor      | wc -l | grep 1 &&
; RUN: llvm-as < %s | llc -march=arm | grep mov.*lsl | wc -l | grep 1 &&
; RUN: llvm-as < %s | llc -march=arm | grep mov.*asr | wc -l | grep 1

int %f1(int %a, int %b) {
entry:
	%tmp2 = and int %b, %a		; <int> [#uses=1]
	ret int %tmp2
}

int %f2(int %a, int %b) {
entry:
	%tmp2 = or int %b, %a		; <int> [#uses=1]
	ret int %tmp2
}

int %f3(int %a, int %b) {
entry:
	%tmp2 = xor int %b, %a		; <int> [#uses=1]
	ret int %tmp2
}

int %f4(int %a, ubyte %b) {
entry:
	%tmp3 = shl int %a, ubyte %b		; <int> [#uses=1]
	ret int %tmp3
}

int %f5(int %a, ubyte %b) {
entry:
	%tmp3 = shr int %a, ubyte %b		; <int> [#uses=1]
	ret int %tmp3
}