First version of STR75x RIDE port and demo.

git-svn-id: https://freertos.svn.sourceforge.net/svnroot/freertos/trunk@53 1d2547de-c912-0410-9cb9-b8ca96c0e9e2

1 files changed, 199 insertions, 0 deletions

diff --git a/Source/portable/GCC/STR75x/port.c b/Source/portable/GCC/STR75x/port.c
new file mode 100644
index 00000000..a5bb07be
--- /dev/null
+++ b/Source/portable/GCC/STR75x/port.c
@@ -0,0 +1,199 @@
+/*

+	FreeRTOS.org V4.1.2 - Copyright (C) 2003-2006 Richard Barry.

+

+	This file is part of the FreeRTOS.org distribution.

+

+	FreeRTOS.org is free software; you can redistribute it and/or modify

+	it under the terms of the GNU General Public License as published by

+	the Free Software Foundation; either version 2 of the License, or

+	(at your option) any later version.

+

+	FreeRTOS.org is distributed in the hope that it will be useful,

+	but WITHOUT ANY WARRANTY; without even the implied warranty of

+	MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

+	GNU General Public License for more details.

+

+	You should have received a copy of the GNU General Public License

+	along with FreeRTOS.org; if not, write to the Free Software

+	Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA

+

+	A special exception to the GPL can be applied should you wish to distribute

+	a combined work that includes FreeRTOS.org, without being obliged to provide

+	the source code for any proprietary components.  See the licensing section

+	of http://www.FreeRTOS.org for full details of how and when the exception

+	can be applied.

+

+	***************************************************************************

+	See http://www.FreeRTOS.org for documentation, latest information, license

+	and contact details.  Please ensure to read the configuration and relevant

+	port sections of the online documentation.

+	***************************************************************************

+*/

+

+/*-----------------------------------------------------------

+ * Implementation of functions defined in portable.h for the ST STR75x ARM7

+ * port.

+ *----------------------------------------------------------*/

+

+/* Library includes. */

+#include "75x_tb.h"

+#include "75x_eic.h"

+

+/* Scheduler includes. */

+#include "FreeRTOS.h"

+#include "task.h"

+

+/* Constants required to setup the initial stack. */

+#define portINITIAL_SPSR				( ( portSTACK_TYPE ) 0x1f ) /* System mode, ARM mode, interrupts enabled. */

+#define portTHUMB_MODE_BIT				( ( portSTACK_TYPE ) 0x20 )

+#define portINSTRUCTION_SIZE			( ( portSTACK_TYPE ) 4 )

+

+/* Constants required to handle critical sections. */

+#define portNO_CRITICAL_NESTING 		( ( unsigned portLONG ) 0 )

+

+/* Prescale used on the timer clock when calculating the tick period. */

+#define portPRESCALE 20

+

+

+/*-----------------------------------------------------------*/

+

+/* Setup the watchdog to generate the tick interrupts. */

+static void prvSetupTimerInterrupt( void );

+

+

+/*-----------------------------------------------------------*/

+

+/*

+ * Initialise the stack of a task to look exactly as if a call to

+ * portSAVE_CONTEXT had been called.

+ *

+ * See header file for description.

+ */

+portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )

+{

+portSTACK_TYPE *pxOriginalTOS;

+

+	pxOriginalTOS = pxTopOfStack;

+

+	/* Setup the initial stack of the task.  The stack is set exactly as

+	expected by the portRESTORE_CONTEXT() macro. */

+

+	/* First on the stack is the return address - which in this case is the

+	start of the task.  The offset is added to make the return address appear

+	as it would within an IRQ ISR. */

+	*pxTopOfStack = ( portSTACK_TYPE ) pxCode + portINSTRUCTION_SIZE;		

+	pxTopOfStack--;

+

+	*pxTopOfStack = ( portSTACK_TYPE ) 0xaaaaaaaa;	/* R14 */

+	pxTopOfStack--;	

+	*pxTopOfStack = ( portSTACK_TYPE ) pxOriginalTOS; /* Stack used when task starts goes in R13. */

+	pxTopOfStack--;

+	*pxTopOfStack = ( portSTACK_TYPE ) 0x12121212;	/* R12 */

+	pxTopOfStack--;	

+	*pxTopOfStack = ( portSTACK_TYPE ) 0x11111111;	/* R11 */

+	pxTopOfStack--;	

+	*pxTopOfStack = ( portSTACK_TYPE ) 0x10101010;	/* R10 */

+	pxTopOfStack--;	

+	*pxTopOfStack = ( portSTACK_TYPE ) 0x09090909;	/* R9 */

+	pxTopOfStack--;	

+	*pxTopOfStack = ( portSTACK_TYPE ) 0x08080808;	/* R8 */

+	pxTopOfStack--;	

+	*pxTopOfStack = ( portSTACK_TYPE ) 0x07070707;	/* R7 */

+	pxTopOfStack--;	

+	*pxTopOfStack = ( portSTACK_TYPE ) 0x06060606;	/* R6 */

+	pxTopOfStack--;	

+	*pxTopOfStack = ( portSTACK_TYPE ) 0x05050505;	/* R5 */

+	pxTopOfStack--;	

+	*pxTopOfStack = ( portSTACK_TYPE ) 0x04040404;	/* R4 */

+	pxTopOfStack--;	

+	*pxTopOfStack = ( portSTACK_TYPE ) 0x03030303;	/* R3 */

+	pxTopOfStack--;	

+	*pxTopOfStack = ( portSTACK_TYPE ) 0x02020202;	/* R2 */

+	pxTopOfStack--;	

+	*pxTopOfStack = ( portSTACK_TYPE ) 0x01010101;	/* R1 */

+	pxTopOfStack--;	

+

+	/* When the task starts is will expect to find the function parameter in

+	R0. */

+	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters; /* R0 */

+	pxTopOfStack--;

+

+	/* The status register is set for system mode, with interrupts enabled. */

+	*pxTopOfStack = ( portSTACK_TYPE ) portINITIAL_SPSR;

+

+	#ifdef THUMB_INTERWORK

+	{

+		/* We want the task to start in thumb mode. */

+		*pxTopOfStack |= portTHUMB_MODE_BIT;

+	}

+	#endif

+

+	pxTopOfStack--;

+

+	/* Interrupt flags cannot always be stored on the stack and will

+	instead be stored in a variable, which is then saved as part of the

+	tasks context. */

+	*pxTopOfStack = portNO_CRITICAL_NESTING;

+

+	return pxTopOfStack;	

+}

+/*-----------------------------------------------------------*/

+

+portBASE_TYPE xPortStartScheduler( void )

+{

+extern void vPortISRStartFirstTask( void );

+

+	/* Start the timer that generates the tick ISR.  Interrupts are disabled

+	here already. */

+	prvSetupTimerInterrupt();

+

+	/* Start the first task. */

+	vPortISRStartFirstTask();	

+

+	/* Should not get here! */

+	return 0;

+}

+/*-----------------------------------------------------------*/

+

+void vPortEndScheduler( void )

+{

+	/* It is unlikely that the ARM port will require this function as there

+	is nothing to return to.  */

+}

+/*-----------------------------------------------------------*/

+

+static void prvSetupTimerInterrupt( void )

+{

+EIC_IRQInitTypeDef  EIC_IRQInitStructure;	

+TB_InitTypeDef      TB_InitStructure;

+

+	/* Setup the EIC for the TB. */

+	EIC_IRQInitStructure.EIC_IRQChannelCmd = ENABLE;

+	EIC_IRQInitStructure.EIC_IRQChannel = TB_IRQChannel;

+	EIC_IRQInitStructure.EIC_IRQChannelPriority = 1;

+	EIC_IRQInit(&EIC_IRQInitStructure);

+	

+	/* Setup the TB for the generation of the tick interrupt. */

+	TB_InitStructure.TB_Mode = TB_Mode_Timing;

+	TB_InitStructure.TB_CounterMode = TB_CounterMode_Down;

+	TB_InitStructure.TB_Prescaler = portPRESCALE;

+	TB_InitStructure.TB_AutoReload = ( ( configCPU_CLOCK_HZ / ( portPRESCALE + 1 ) ) / configTICK_RATE_HZ ) + 1;

+	TB_Init(&TB_InitStructure);

+	

+	/* Enable TB Update interrupt */

+	TB_ITConfig(TB_IT_Update, ENABLE);

+

+	/* Clear TB Update interrupt pending bit */

+	TB_ClearITPendingBit(TB_IT_Update);

+

+	/* Enable TB */

+	TB_Cmd(ENABLE);

+}

+/*-----------------------------------------------------------*/

+

+

+

+

+

+

+