blob: 232abcdcf9651348ca43c093bab470b2da985aa1 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
|
/* Coldfire C Header File
* Copyright Freescale Semiconductor Inc
* All rights reserved.
*
* 2008/04/17 Revision: 0.2
*
* (c) Copyright UNIS, spol. s r.o. 1997-2008
* UNIS, spol. s r.o.
* Jundrovska 33
* 624 00 Brno
* Czech Republic
* http : www.processorexpert.com
* mail : info@processorexpert.com
*/
#ifndef __MCF52259_RNGA_H__
#define __MCF52259_RNGA_H__
/*********************************************************************
*
* Random Number Generator (RNG)
*
*********************************************************************/
/* Register read/write macros */
#define MCF_RNGA_RNGCR (*(vuint32*)(0x401F0000))
#define MCF_RNGA_RNGSR (*(vuint32*)(0x401F0004))
#define MCF_RNGA_RNGER (*(vuint32*)(0x401F0008))
#define MCF_RNGA_RNGOUT (*(vuint32*)(0x401F000C))
/* Bit definitions and macros for MCF_RNGA_RNGCR */
#define MCF_RNGA_RNGCR_GO (0x1)
#define MCF_RNGA_RNGCR_HA (0x2)
#define MCF_RNGA_RNGCR_IM (0x4)
#define MCF_RNGA_RNGCR_CI (0x8)
#define MCF_RNGA_RNGCR_SLM (0x10)
/* Bit definitions and macros for MCF_RNGA_RNGSR */
#define MCF_RNGA_RNGSR_SV (0x1)
#define MCF_RNGA_RNGSR_LRS (0x2)
#define MCF_RNGA_RNGSR_FUF (0x4)
#define MCF_RNGA_RNGSR_EI (0x8)
#define MCF_RNGA_RNGSR_SLP (0x10)
#define MCF_RNGA_RNGSR_OFL(x) (((x)&0xFF)<<0x8)
#define MCF_RNGA_RNGSR_OFS(x) (((x)&0xFF)<<0x10)
/* Bit definitions and macros for MCF_RNGA_RNGER */
#define MCF_RNGA_RNGER_ENT(x) (((x)&0xFFFFFFFF)<<0)
/* Bit definitions and macros for MCF_RNGA_RNGOUT */
#define MCF_RNGA_RNGOUT_RANDOM_OUTPUT(x) (((x)&0xFFFFFFFF)<<0)
#endif /* __MCF52259_RNGA_H__ */
|
