summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorChad Rosier <mcrosier@apple.com>2011-11-04 23:45:39 +0000
committerChad Rosier <mcrosier@apple.com>2011-11-04 23:45:39 +0000
commit451afbc6a22a3a662eea7e86088c65c36e84949f (patch)
treeac96170a0f649ccf752eea3a49b90c60bd5305b2
parent774ec45f3d7ef8b6fafe8d653ccaae0fd0a1933e (diff)
downloadllvm-451afbc6a22a3a662eea7e86088c65c36e84949f.tar.gz
llvm-451afbc6a22a3a662eea7e86088c65c36e84949f.tar.bz2
llvm-451afbc6a22a3a662eea7e86088c65c36e84949f.tar.xz
Cannot create a result register for non-legal types.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@143749 91177308-0d34-0410-b5e6-96231b3b80d8
-rw-r--r--lib/Target/ARM/ARMFastISel.cpp3
1 files changed, 2 insertions, 1 deletions
diff --git a/lib/Target/ARM/ARMFastISel.cpp b/lib/Target/ARM/ARMFastISel.cpp
index a315c305fc..517f73f4e1 100644
--- a/lib/Target/ARM/ARMFastISel.cpp
+++ b/lib/Target/ARM/ARMFastISel.cpp
@@ -552,8 +552,9 @@ unsigned ARMFastISel::ARMMaterializeInt(const Constant *C, EVT VT) {
// do so now.
const ConstantInt *CI = cast<ConstantInt>(C);
if (Subtarget->hasV6T2Ops() && isUInt<16>(CI->getZExtValue())) {
+ EVT SrcVT = MVT::i32;
unsigned Opc = isThumb ? ARM::t2MOVi16 : ARM::MOVi16;
- unsigned ImmReg = createResultReg(TLI.getRegClassFor(VT));
+ unsigned ImmReg = createResultReg(TLI.getRegClassFor(SrcVT));
AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL,
TII.get(Opc), ImmReg)
.addImm(CI->getSExtValue()));