diff options
| author | Chris Lattner <sabre@nondot.org> | 2004-12-15 23:38:13 +0000 |
|---|---|---|
| committer | Chris Lattner <sabre@nondot.org> | 2004-12-15 23:38:13 +0000 |
| commit | 34717e114a46fe19a3bd0dedbd8bb307a2e23b39 (patch) | |
| tree | c1c3759bb93253e68c7f9b70566eb420036bd79a /Makefile.rules | |
| parent | 3e3b6f7a463072b9af459586f037d489e4a08429 (diff) | |
| download | llvm-34717e114a46fe19a3bd0dedbd8bb307a2e23b39.tar.gz llvm-34717e114a46fe19a3bd0dedbd8bb307a2e23b39.tar.bz2 llvm-34717e114a46fe19a3bd0dedbd8bb307a2e23b39.tar.xz | |
Make %'s a bit more explicit
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@18975 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'Makefile.rules')
| -rw-r--r-- | Makefile.rules | 20 |
1 files changed, 10 insertions, 10 deletions
diff --git a/Makefile.rules b/Makefile.rules index dbd23ecaec..148188edbd 100644 --- a/Makefile.rules +++ b/Makefile.rules @@ -938,43 +938,43 @@ INCFiles := $(filter %.inc,$(BUILT_SOURCES)) $(INCFiles) : $(TBLGEN) $(TDFiles) -%GenRegisterNames.inc : %.td +$(TARGET)GenRegisterNames.inc : $(TARGET).td $(Echo) "Building $(<F) register names with tblgen" $(Verb) $(TableGen) -gen-register-enums -o $@ $< -%GenRegisterInfo.h.inc : %.td +$(TARGET)GenRegisterInfo.h.inc : $(TARGET).td $(Echo) "Building $(<F) register information header with tblgen" $(Verb) $(TableGen) -gen-register-desc-header -o $@ $< -%GenRegisterInfo.inc : %.td +$(TARGET)GenRegisterInfo.inc : $(TARGET).td $(Echo) "Building $(<F) register info implementation with tblgen" $(Verb) $(TableGen) -gen-register-desc -o $@ $< -%GenInstrNames.inc : %.td +$(TARGET)GenInstrNames.inc : $(TARGET).td $(Echo) "Building $(<F) instruction names with tblgen" $(Verb) $(TableGen) -gen-instr-enums -o $@ $< -%GenInstrInfo.inc : %.td +$(TARGET)GenInstrInfo.inc : $(TARGET).td $(Echo) "Building $(<F) instruction information with tblgen" $(Verb) $(TableGen) -gen-instr-desc -o $@ $< -%GenAsmWriter.inc : %.td +$(TARGET)GenAsmWriter.inc : $(TARGET).td $(Echo) "Building $(<F) assembly writer with tblgen" $(Verb) $(TableGen) -gen-asm-writer -o $@ $< -%GenATTAsmWriter.inc : %.td +$(TARGET)GenATTAsmWriter.inc : $(TARGET).td $(Echo) "Building $(<F) AT&T assembly writer with tblgen" $(Verb) $(TableGen) -gen-asm-writer -o $@ $< -%GenIntelAsmWriter.inc : %.td +$(TARGET)GenIntelAsmWriter.inc : $(TARGET).td $(Echo) "Building $(<F) Intel assembly writer with tblgen" $(Verb) $(TableGen) -gen-asm-writer -asmwriternum=1 -o $@ $< -%GenInstrSelector.inc: %.td +$(TARGET)GenInstrSelector.inc: $(TARGET).td $(Echo) "Building $(<F) instruction selector with tblgen" $(Verb) $(TableGen) -gen-instr-selector -o $@ $< -%GenCodeEmitter.inc:: %.td +$(TARGET)GenCodeEmitter.inc: $(TARGET).td $(Echo) "Building $(<F) code emitter with tblgen" $(Verb) $(TableGen) -gen-emitter -o $@ $< |