summaryrefslogtreecommitdiff
path: root/include/llvm/CodeGen/MachineOperand.h
diff options
context:
space:
mode:
authorJakob Stoklund Olesen <stoklund@2pi.dk>2012-02-10 19:23:53 +0000
committerJakob Stoklund Olesen <stoklund@2pi.dk>2012-02-10 19:23:53 +0000
commit938200859ec714f59f8f93acceb999e212e9c539 (patch)
tree30055415a03eb3855cf681e714a5307ba1dfee97 /include/llvm/CodeGen/MachineOperand.h
parent6ef7da0197735a16aa534e9e2c80709d3d6e8c56 (diff)
downloadllvm-938200859ec714f59f8f93acceb999e212e9c539.tar.gz
llvm-938200859ec714f59f8f93acceb999e212e9c539.tar.bz2
llvm-938200859ec714f59f8f93acceb999e212e9c539.tar.xz
Add a static MachineOperand::clobbersPhysReg().
It can be necessary to detach a register mask pointer from its MachineOperand. This method is convenient for checking clobbered physregs on a detached bitmask pointer. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@150261 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'include/llvm/CodeGen/MachineOperand.h')
-rw-r--r--include/llvm/CodeGen/MachineOperand.h16
1 files changed, 12 insertions, 4 deletions
diff --git a/include/llvm/CodeGen/MachineOperand.h b/include/llvm/CodeGen/MachineOperand.h
index 59da26c71c..a414b0fc3d 100644
--- a/include/llvm/CodeGen/MachineOperand.h
+++ b/include/llvm/CodeGen/MachineOperand.h
@@ -441,12 +441,20 @@ public:
return Contents.OffsetedInfo.Val.SymbolName;
}
- /// clobbersPhysReg - Returns true if this RegMask operand clobbers PhysReg.
- bool clobbersPhysReg(unsigned PhysReg) const {
- assert(isRegMask() && "Wrong MachineOperand accessor");
+ /// clobbersPhysReg - Returns true if this RegMask clobbers PhysReg.
+ /// It is sometimes necessary to detach the register mask pointer from its
+ /// machine operand. This static method can be used for such detached bit
+ /// mask pointers. clobbersPhysReg - Returns true if this RegMask operand
+ /// clobbers PhysReg.
+ static bool clobbersPhysReg(const uint32_t *RegMask, unsigned PhysReg) {
// See TargetRegisterInfo.h.
assert(PhysReg < (1u << 30) && "Not a physical register");
- return !(Contents.RegMask[PhysReg / 32] & (1u << PhysReg % 32));
+ return !(RegMask[PhysReg / 32] & (1u << PhysReg % 32));
+ }
+
+ /// clobbersPhysReg - Returns true if this RegMask operand clobbers PhysReg.
+ bool clobbersPhysReg(unsigned PhysReg) const {
+ return clobbersPhysReg(getRegMask(), PhysReg);
}
/// getRegMask - Returns a bit mask of registers preserved by this RegMask