summaryrefslogtreecommitdiff
path: root/include/llvm/Target/Target.td
diff options
context:
space:
mode:
authorVladimir Medic <Vladimir.Medic@imgtec.com>2013-07-16 09:22:38 +0000
committerVladimir Medic <Vladimir.Medic@imgtec.com>2013-07-16 09:22:38 +0000
commit9273151c3bbc96c9b2911caffe3e1a724261cd06 (patch)
tree70790baba2cb6a2b3e4ac7212fedc76826a881e7 /include/llvm/Target/Target.td
parent1cf95914b7ef65d517447d5b39fbda5ab1603d13 (diff)
downloadllvm-9273151c3bbc96c9b2911caffe3e1a724261cd06.tar.gz
llvm-9273151c3bbc96c9b2911caffe3e1a724261cd06.tar.bz2
llvm-9273151c3bbc96c9b2911caffe3e1a724261cd06.tar.xz
This patch allows targets to define weather the instruction mnemonics in asm matcher tables will contain '.' character.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@186388 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'include/llvm/Target/Target.td')
-rw-r--r--include/llvm/Target/Target.td3
1 files changed, 3 insertions, 0 deletions
diff --git a/include/llvm/Target/Target.td b/include/llvm/Target/Target.td
index 97df64c906..82cd4dd914 100644
--- a/include/llvm/Target/Target.td
+++ b/include/llvm/Target/Target.td
@@ -444,6 +444,9 @@ class Instruction {
/// constraint. For example, "$Rn = $Rd".
string TwoOperandAliasConstraint = "";
+ /// Does the instruction mnemonic allow '.'
+ bit MnemonicContainsDot = 0;
+
///@}
/// UseNamedOperandTable - If set, the operand indices of this instruction