summaryrefslogtreecommitdiff
path: root/include
diff options
context:
space:
mode:
authorChris Lattner <sabre@nondot.org>2002-02-04 19:59:22 +0000
committerChris Lattner <sabre@nondot.org>2002-02-04 19:59:22 +0000
commit017e4cca8c953dc01cc6d1378f117a012a5c0d04 (patch)
tree4d941b40417f3802e99c12b74d528636d92e0f2c /include
parentbcbce1786436b42a8ee0764fe8a51134f4e6e79e (diff)
downloadllvm-017e4cca8c953dc01cc6d1378f117a012a5c0d04.tar.gz
llvm-017e4cca8c953dc01cc6d1378f117a012a5c0d04.tar.bz2
llvm-017e4cca8c953dc01cc6d1378f117a012a5c0d04.tar.xz
Instruction scheduling is a real pass now.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@1698 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'include')
-rw-r--r--include/llvm/CodeGen/InstrScheduling.h8
1 files changed, 4 insertions, 4 deletions
diff --git a/include/llvm/CodeGen/InstrScheduling.h b/include/llvm/CodeGen/InstrScheduling.h
index c05084a1b2..4ca4086b60 100644
--- a/include/llvm/CodeGen/InstrScheduling.h
+++ b/include/llvm/CodeGen/InstrScheduling.h
@@ -8,11 +8,11 @@
#ifndef LLVM_CODEGEN_INSTR_SCHEDULING_H
#define LLVM_CODEGEN_INSTR_SCHEDULING_H
-class Method;
+class MethodPass;
class TargetMachine;
//---------------------------------------------------------------------------
-// Function: ScheduleInstructionsWithSSA
+// Function: createScheduleInstructionsWithSSAPass(..)
//
// Purpose:
// Entry point for instruction scheduling on SSA form.
@@ -21,7 +21,7 @@ class TargetMachine;
// are still in SSA form.
//---------------------------------------------------------------------------
-bool ScheduleInstructionsWithSSA(Method *M, const TargetMachine &Target);
+MethodPass *createInstructionSchedulingWithSSAPass(const TargetMachine &Target);
//---------------------------------------------------------------------------
@@ -34,6 +34,6 @@ bool ScheduleInstructionsWithSSA(Method *M, const TargetMachine &Target);
//---------------------------------------------------------------------------
// Not implemented yet.
-bool ScheduleInstructions(Method *M, const TargetMachine &Target);
+//bool ScheduleInstructions(Method *M, const TargetMachine &Target);
#endif