summaryrefslogtreecommitdiff
path: root/include
diff options
context:
space:
mode:
authorChris Lattner <sabre@nondot.org>2002-10-30 01:48:41 +0000
committerChris Lattner <sabre@nondot.org>2002-10-30 01:48:41 +0000
commit9cc361579b6a0aad9a71dc617eedd4d909d48acf (patch)
treedfa98bdcf120b0bf4c768c0e0ac97260842ef2c7 /include
parentb752e9a2aee4165ab07f39a16bbc304e84451e01 (diff)
downloadllvm-9cc361579b6a0aad9a71dc617eedd4d909d48acf.tar.gz
llvm-9cc361579b6a0aad9a71dc617eedd4d909d48acf.tar.bz2
llvm-9cc361579b6a0aad9a71dc617eedd4d909d48acf.tar.xz
Allow BuildMI that helps automate construction of SSA information
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@4443 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'include')
-rw-r--r--include/llvm/CodeGen/MachineInstr.h5
-rw-r--r--include/llvm/CodeGen/MachineInstrBuilder.h22
2 files changed, 22 insertions, 5 deletions
diff --git a/include/llvm/CodeGen/MachineInstr.h b/include/llvm/CodeGen/MachineInstr.h
index 6b6b3255e3..a157e9d39b 100644
--- a/include/llvm/CodeGen/MachineInstr.h
+++ b/include/llvm/CodeGen/MachineInstr.h
@@ -372,10 +372,11 @@ public:
/// addRegOperand - Add a symbolic virtual register reference...
///
- void addRegOperand(int reg) {
+ void addRegOperand(int reg, bool isDef = false) {
assert(!OperandsComplete() &&
"Trying to add an operand to a machine instr that is already done!");
- operands.push_back(MachineOperand(reg, MachineOperand::MO_VirtualRegister));
+ operands.push_back(MachineOperand(reg, MachineOperand::MO_VirtualRegister,
+ isDef));
}
/// addPCDispOperand - Add a PC relative displacement operand to the MI
diff --git a/include/llvm/CodeGen/MachineInstrBuilder.h b/include/llvm/CodeGen/MachineInstrBuilder.h
index 909d101e90..d594d1b025 100644
--- a/include/llvm/CodeGen/MachineInstrBuilder.h
+++ b/include/llvm/CodeGen/MachineInstrBuilder.h
@@ -29,8 +29,8 @@ struct MachineInstrBuilder {
/// addReg - Add a new virtual register operand...
///
- MachineInstrBuilder &addReg(int RegNo) {
- MI->addRegOperand(RegNo);
+ MachineInstrBuilder &addReg(int RegNo, bool isDef = false) {
+ MI->addRegOperand(RegNo, isDef);
return *this;
}
@@ -72,15 +72,31 @@ struct MachineInstrBuilder {
};
/// BuildMI - Builder interface. Specify how to create the initial instruction
-/// itself.
+/// itself. NumOperands is the number of operands to the machine instruction to
+/// allow for memory efficient representation of machine instructions.
///
inline MachineInstrBuilder BuildMI(MachineOpCode Opcode, unsigned NumOperands) {
return MachineInstrBuilder(new MachineInstr(Opcode, NumOperands, true, true));
}
+/// BuildMI - This version of the builder inserts the built MachineInstr into
+/// the specified MachineBasicBlock.
+///
inline MachineInstrBuilder BuildMI(MachineBasicBlock *BB, MachineOpCode Opcode,
unsigned NumOperands) {
return MachineInstrBuilder(new MachineInstr(BB, Opcode, NumOperands));
}
+/// BuildMI - This version of the builder inserts the built MachineInstr into
+/// the specified MachineBasicBlock, and also sets up the first "operand" as a
+/// destination virtual register. NumOperands is the number of additional add*
+/// calls that are expected, it does not include the destination register.
+///
+inline MachineInstrBuilder BuildMI(MachineBasicBlock *BB, MachineOpCode Opcode,
+ unsigned NumOperands, unsigned DestReg) {
+ return MachineInstrBuilder(new MachineInstr(BB, Opcode,
+ NumOperands+1)).addReg(DestReg,
+ true);
+}
+
#endif