diff options
| author | Benjamin Kramer <benny.kra@googlemail.com> | 2013-11-28 19:58:56 +0000 |
|---|---|---|
| committer | Benjamin Kramer <benny.kra@googlemail.com> | 2013-11-28 19:58:56 +0000 |
| commit | 4e7a22f97069aaa55a6a46a79d83ac96a6fa8813 (patch) | |
| tree | 8facacc2262e1139ffeba4f44924721626caa3c6 /lib/Target/AArch64 | |
| parent | e195f6c29f9f14e06c26947cca9eb8005affc548 (diff) | |
| download | llvm-4e7a22f97069aaa55a6a46a79d83ac96a6fa8813.tar.gz llvm-4e7a22f97069aaa55a6a46a79d83ac96a6fa8813.tar.bz2 llvm-4e7a22f97069aaa55a6a46a79d83ac96a6fa8813.tar.xz | |
Silence sign-compare warning and reduce nesting.
No functionality change.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@195932 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/AArch64')
| -rw-r--r-- | lib/Target/AArch64/AArch64ISelLowering.cpp | 14 |
1 files changed, 7 insertions, 7 deletions
diff --git a/lib/Target/AArch64/AArch64ISelLowering.cpp b/lib/Target/AArch64/AArch64ISelLowering.cpp index 15232523fe..6ea4b483eb 100644 --- a/lib/Target/AArch64/AArch64ISelLowering.cpp +++ b/lib/Target/AArch64/AArch64ISelLowering.cpp @@ -4239,13 +4239,13 @@ AArch64TargetLowering::LowerVECTOR_SHUFFLE(SDValue Op, DAG.getConstant(Lane + ExtLane, MVT::i64)); } // Test if V1 is a CONCAT_VECTORS. - if (V1.getOpcode() == ISD::CONCAT_VECTORS) { - if (V1.getOperand(1).getOpcode() == ISD::UNDEF) { - assert((Lane < V1.getOperand(0).getValueType().getVectorNumElements()) - && "Invalid vector lane access"); - return DAG.getNode(AArch64ISD::NEON_VDUPLANE, dl, VT, V1.getOperand(0), - DAG.getConstant(Lane, MVT::i64)); - } + if (V1.getOpcode() == ISD::CONCAT_VECTORS && + V1.getOperand(1).getOpcode() == ISD::UNDEF) { + SDValue Op0 = V1.getOperand(0); + assert((unsigned)Lane < Op0.getValueType().getVectorNumElements() && + "Invalid vector lane access"); + return DAG.getNode(AArch64ISD::NEON_VDUPLANE, dl, VT, Op0, + DAG.getConstant(Lane, MVT::i64)); } return DAG.getNode(AArch64ISD::NEON_VDUPLANE, dl, VT, V1, |