diff options
author | Benjamin Kramer <benny.kra@googlemail.com> | 2012-11-28 20:55:10 +0000 |
---|---|---|
committer | Benjamin Kramer <benny.kra@googlemail.com> | 2012-11-28 20:55:10 +0000 |
commit | 350c00843bad22c5391e33e9e39a78d5d0983c8c (patch) | |
tree | 1b85e673c4414ebeaed6c45c820483fb3ecf4e78 /lib/Target/ARM/ARMISelLowering.cpp | |
parent | 1ead68d769f27f6d68d4aaeffe4199fa2cacbc95 (diff) | |
download | llvm-350c00843bad22c5391e33e9e39a78d5d0983c8c.tar.gz llvm-350c00843bad22c5391e33e9e39a78d5d0983c8c.tar.bz2 llvm-350c00843bad22c5391e33e9e39a78d5d0983c8c.tar.xz |
ARM: Implement CanLowerReturn so large vectors get expanded into sret.
Fixes 14337.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@168809 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/ARM/ARMISelLowering.cpp')
-rw-r--r-- | lib/Target/ARM/ARMISelLowering.cpp | 11 |
1 files changed, 11 insertions, 0 deletions
diff --git a/lib/Target/ARM/ARMISelLowering.cpp b/lib/Target/ARM/ARMISelLowering.cpp index bd470eb4bb..b2af378977 100644 --- a/lib/Target/ARM/ARMISelLowering.cpp +++ b/lib/Target/ARM/ARMISelLowering.cpp @@ -1882,6 +1882,17 @@ ARMTargetLowering::IsEligibleForTailCallOptimization(SDValue Callee, return true; } +bool +ARMTargetLowering::CanLowerReturn(CallingConv::ID CallConv, + MachineFunction &MF, bool isVarArg, + const SmallVectorImpl<ISD::OutputArg> &Outs, + LLVMContext &Context) const { + SmallVector<CCValAssign, 16> RVLocs; + CCState CCInfo(CallConv, isVarArg, MF, getTargetMachine(), RVLocs, Context); + return CCInfo.CheckReturn(Outs, CCAssignFnForNode(CallConv, /*Return=*/true, + isVarArg)); +} + SDValue ARMTargetLowering::LowerReturn(SDValue Chain, CallingConv::ID CallConv, bool isVarArg, |